


THE BUNKER-RAMO CORPORATION

L 340

2185

PROGRAMMING MANUAL

PM 06411
JUNE 1964



THE BUNKER-RAMO CORPORATION

L 340

PROGRAMMING MANUAL

PM 06411
JUNE 1964

FOR ADDITIONAL INFORMATION, OR FOR THE ADDRESS OF YOUR NEAREST BUNKER-RAMO OFFICE, CONTACT:

INFORMATION SERVICES
PROCESS CONTROL SYSTEMS
THE BUNKER-RAMO CORPORATION
8433 FALLBROOK AVENUE
CANOGA PARK, CALIFORNIA 91304
TELEPHONE 213-346-6000




Table of Contents

The Bunker-Ramo Corporation reserves the right to modify this equipment in order to improve its performance and operational flexibility.


Preface	
Section I	Introduction 1
Section II	General Programming Considerations 3
	Word Formats 3
	Registers and Indicators 4
	Program Execution Modes 6
	Core Memory Organization 7
Section III	Central Processor Instructions 11
	General 11
	Operation Classes 11
	Definitions 11
	Load/Store Operations 11
	Arithmetic Operations 15
	Logical Operations 18
	Replace and Exchange Operations 22
	Branch Operations 26
	Shift and Normalize Operations 28
	Program Control 32
	Operation Extension 34
Section IV	Programming Interrupts 35
	General 35
	Interrupt Priority 35
	M Register 35
	Q Register 35
	Program Re-Entry Address 36
	Interrupt Response Address 36
	Timing 36
	Interrupt System Configuration 36
Section V	Programming Drum-Core Transfer Operations 38
	General 38
	Drum Memory Addressing 38
	Drum Protection 38
	Drum-Core Information Transfer Operations 38
	Drum-Core Transfer Complete Signal 38
	Drum-Core Transfer Instructions 39

Table of Contents (Cont'd)

Section VI	Programming Input/Output Operations	41
	Principle of Operation	41
	Master I/O Control and Interrupt Unit	41
	I/O Transfer Complete Operations	41
	Control Word Format	41
	Input/Output Instructions	42
	Programming Contact Inputs	44
	Programming Multiple Contact Outputs	45
	Programming Analog Inputs	46
	Programming Analog Outputs	46
	Programming the Input Keyboard	48
	Programming the Output Writers	49
	Programming the Paper Tape Reader	50
	Programming the Paper Tape Punch	50
	Programming the Card Reader	50
	Programming the Card Punch	51
	Programming the Teletype Printer	52
	Programming the Line Printer	52
	Programming Special Functions	52
Section VII	Maintenance Panel	55
	General	55
	Maintenance Panel	55
	Operator's Control Panel	55
Appendix A	- Output Writer and Input Keyboard Codes	
Appendix B	- Reader Card Code and BCD 6-Level Output Code Translation Mode	
Appendix C	- Teletype Printer Codes	
Appendix D	- Line Printer Codes	
Appendix E	- Table of Powers of 2	
Appendix F	- Octal-Decimal Integer Conversion Table	
Appendix G	- Octal-Decimal Fraction Conversion Table	
Appendix H	- Instruction Formats	
Appendix I	- Summary of Operations	

List of Illustrations

Frontispiece	Typical 340 Computer, Equipment and Programming Room	
Figure 1-1.	340 System Block Diagram	2
Figure 2-1.	Data Word Format	3
Figure 2-2.	Instruction Word Format	4
Figure 2-3.	Register Flow Diagram	10
Figure 3-1.	Operation Extension Format	34
Figure 5-1.	Drum Memory Organization	39
Figure 6-1.	I/O Device Control Word Format	42
Figure 6-2.	Device Enable Instruction Word Format	44
Figure 6-3.	Device Disable Instruction Word Format	44
Figure 6-4.	Direct Contact Input Instruction Word Format	45
Figure 6-5.	Multiple Contact Output Group Selection Table Word	46
Figure 6-6.	Analog Input Selection Word Format	46
Figure 6-7.	High Speed Analog Output Word Format	47
Figure 6-8.	Analog Hi-Lo Limit and Input Data Word Format	48
Figure 6-9.	Keyboard Data Word Format	49
Figure 6-10.	Packed/Unpacked Output Writer Data Word Formats	49
Figure 6-11.	Paper Tape Reader Data Word Format	50
Figure 6-12.	Paper Tape Punch Data Word Format	50
Figure 6-13.	Card Reader Word Formats	51
Figure 6-14.	Card Punch Word Format	51
Figure 6-15.	Teletype Printer Word Format	52
Figure 6-16.	Printer Status Word Format	52
Figure 6-17.	Printer Output Data Table Format	52
Figure 6-18.	Input/Output Operations	54
Figure 7-1.	Maintenance Panel Controls and Indicators	56



Typical 340 Computer, Equipment and Programming Room

PREFACE

This manual describes programming characteristics of the Bunker-Ramo Model 340 Control Computer as applied to real time industrial control applications. The manual contains all system information deemed necessary to make the description of programming characteristics complete; however, for more detailed system information, refer to the 340 System Manual.

The Programming Manual is primarily intended for use by the experienced programmer. It is recommended that programmers unfamiliar with the 340 Computer study the 340 System Manual prior to making practical use of the information contained herein.

SECTION I INTRODUCTION

The Bunker-Ramo Model 340 is a high speed, binary, core-drum control computer system designed for industrial operation. It provides high performance, modular design, and availability of over 99 percent. The 340 Control Computer consists of the subsystems shown in Figure 1-1 and listed below.

- Basic Model 340 Computer
 - Central Processor
 - Core Memory Unit
 - Master I/O Control and Interrupt Unit
- Drum Memory Subsystem
- Contact Input Subsystem
- Contact Output Subsystem
- Analog Input Subsystem
- Analog Output Subsystem
- Fail-Safe Subsystem
- Operator's Console
- Input/Output Devices

This manual contains information on how to program each of the above subsystems. The 340 System Manual contains a complete operational description of each of these subsystems. A three volume set of 340 Programming Systems contains information on all of the programming aids and other software available for the 340. These volumes should be referred to for information on programs such as assemblers, FORTRAN, loaders, dumps, subroutines, and other software systems.

SECTION II

GENERAL PROGRAMMING CONSIDERATIONS




Figure 1-1. 340 System Block Diagram

WORD FORMATS

All the information used by a 340 program is represented as configurations of 28 binary digits (bits). The computer interprets each group of bits either as a 28-bit instruction word, or a 28-bit data word, depending on the use of the word in the program.

A. DATA WORD FORMAT (Figure 2-1)

In the Data Word, the first 27 bits specify the magnitude of the number. The 28th bit expresses the sign of the number where 0 = positive a number; and 1 = negative a number.

A 29th bit is included with each computer word to be used by the hardware to record and check parity. The 340 uses an odd-bit parity system. As information is stored in core memory, the circuitry checks the number of 1 bits in the word. If the word contains an even number of 1 bits, bit 29 is set = 1. If the number of 1 bits is odd the parity bit is set = 0. When either an instruction or data word is read from memory it is again checked for odd-bit parity. One of four parity indicators is set, if a parity failure is detected.




Figure 2-1. Data Word Format

B. INTERPRETING DATA WORDS

A 28-bit binary number can be difficult to interpret and convert to a more meaningful decimal equivalent. However, the relationship between the binary and octal number systems makes it convenient to express the binary number as an octal equivalent.

To convert a binary word to its 10-digit octal equivalent, do the following:

1. Group the bits in sets of 3, starting with the least significant bit.
2. Next, convert each set of 3 bits to its octal equivalent, using the following chart:

Binary	=	Octal
000	=	0
001	=	1
010	=	2
011	=	3
100	=	4
101	=	5
110	=	6
111	=	7

3. Example:

Binary	0	101	111	100	110	011	101	010	011	100
Octal	0	5	7	4	6	3	5	2	3	4

C. NEGATIVE NUMBERS

In the 340, negative numbers are expressed in 2's complement form. To convert any positive magnitude to the 2's complement notation (or any negative magnitude to its 2's complement form):

1. Change all 1 bits to 0 bits, and all 0 bits to 1 bits, including the sign bit. (This number is the 1's complement.)
2. Add 1 to the least significant bit position. The result is the 2's complement of the original number.

For example, find the 2's complement of the octal number 0000012350.

S	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	0	1	1	0	0	0	0	1	1	0	0
	1	7	7	7	7	7	7	7	6	5	4	3	0															

The two numbers 0000012350 and 1777765430 have the same magnitude although their signs are different.

A simplified method for converting octal numbers to their 2's complement form involves:

1. Change the sign of the number.
2. Subtract the least significant non-zero octal digit from 8 and the remaining digits from 7.
3. For example, given the number 0015700346:

-0015700346	Base Number
<u>1762077432</u>	2's complement
0000000000	Check sum zero

If the complementing has been done correctly, the octal sum of the base number and its 2's complement is zero.

D. INSTRUCTION WORD FORMAT (Figure 2-2)

An instruction word is divided into two general fields: the Operation Code Field and the Operand Field. The figure below illustrates the instruction layout.




Figure 2-2. Instruction Word Format

1. Operand Field

The Operand Field uses bits 1 through 14 of the instruction word to express either an Operand Address or, in some instructions, the actual operand. In either use, the maximum Operand Field expressed (in octal) is 37777.

2. Operation Field

The Operation code, its mode indicators and modifiers, plus other designators are given in the 14-bit Operation Field (bits 15 through 28). Bit 15 is the Relative Transfer Modifier flag bit. Bits 16 and 17 designate one of the three index registers. Bits 18-21 specify the basic operation code (Load, Multiply, Store, etc.). Bits 22-26 indicate various basic operation code modifier options. The function of these bits varies with the basic operation involved and will be discussed in detail in the description of the

operations in Section III. Bits 27 and 28 select the operating mode.

REGISTERS AND INDICATORS

The 340 has 10 standard program registers and 10 control registers. The information in the program registers is available either automatically under program control or manually from the indicators on the Maintenance Panel. Seven of the control registers are accessible from the indicators on the Maintenance Panel. Systems using Priority Interrupts will have two additional registers.

Register flow is shown in block form in Figure 2-3.

A. PROGRAM REGISTERS

A Register

The A Register or Accumulator, is the principal arithmetic register in the computer. It is a 28-bit signed register used with arithmetic, shift, logical, jump, extract, and merge operations. In addition, the contents of A may be stored into or loaded from core, and also may be exchanged with other registers. The overflow and carry indicators are set as a result of operations involving the A Register.

B Register

The B Register is the secondary arithmetic register, acting in some operations as the A Register extension. B is a 28-bit, signed register used in multiplication to hold the least significant bits of the product, and in divide to hold the remainder. B may be loaded from or stored into memory, exchanged with A, have its contents shifted left or right in conjunction with the contents of A, and hold the least significant half of the dividend on a special mode divide. The B register also provides convenient temporary storage for intermediate answers. In addition, the B Register may be used for masking operations.

C Register

The C Register is a 28-bit signed register used for temporary storage, and with multiply/divide instructions. During multiply the multiplicand is transferred into C, and during divide the divisor is held in C. The contents of A and C may be exchanged, and C may be loaded from or stored into core. The C Register is also used in some replace, search, compare, arithmetic and logical operations.

G Register

The G Register is the Relativization Base Address register used in core/drum and drum/core transfers to automatically modify the Operand Field of tagged instructions. G is a 14-bit unsigned register. A may be replaced by G or G by A.

I_i Register

There are three I or Index Registers available in the 340. These are 14-bit unsigned registers used to modify the Operand Field during the execution of any "indexed" instruction. Any of the I Registers may be loaded from and stored into core memory, exchanged with A, and decremented by any amount less than 16,384.

X Register

The X Register is a 14-bit unsigned register used primarily as an instruction execution control counter. X is used in shift operations to control the number of places shifted, in the multiply and divide operations to control the number of multiplier bits used or the number of quotient bits generated, and in search operations to define the maximum number of items searched. X may be loaded from or stored into core and exchanged with A. In operation extension operations, X is used for operand address linkage.

M Register

The M Register is a 28-bit register that controls interrupt priority by masking the interrupt lines which will be allowed to cause program interrupts. The M Register may be loaded from or stored into core and exchanged with A.

Q Register

The Q Register is used to record the type-2 (momentary) interrupt signals. Each type-2 interrupt has one Q-Register bit position assigned. The basic minimum 10-bit Q may be extended to a 24-bit unsigned Q Register. The Q Register may be loaded from or stored into core, and exchanged with A. In addition to any Q Register bits used with the interrupt system, bits 4 through 7 are always reserved for the special core memory extension control.

B. CONTROL REGISTERS

N Register

The N Register is a 14-bit unsigned register used to designate the next instruction address. N is not available to the programmer except through the maintenance panel indicators. N is set and changed automatically by the computer.

R Register

The R Register is a 14-bit register used to hold the core address of information transferred to and from memory.

F Register

The F Register is a 28-bit intermediate storage register used to hold all information transferred to and from memory.

FC Register

The FC Register contains the upper 14 bits of the instruction just executed. The FC Register is displayed in the lower neons on the Maintenance Panel.

V Register

The V Register is a 14-bit register used to hold the starting core address for core/drum or drum/core transfers.

Z Register

The Z Register is a 14-bit register used to indicate the block length of the information being transferred between drum and core.

S Register

The S Register is a 7-bit register used to hold the current drum pickup or store sector address for drum-core transfers.

T Register

The T Register is a 10-bit register used to hold the current drum track address on drum/core transfers.

U Register

The U Register is a 28-bit register used for intermediate storage of the word being transferred in a drum/core transfer.

Y Register

The Y Register is a 14-bit register used by the scan and Compare Table operations for intermediate address storage.

J Register

This register holds each control word. (28 bits).

K Register

A 28 bit register used to hold data being output, group select table address, and results of comparisons.

L Register

This register is a device function code counter which stops on an enabled device code. (7 bits).

LS Register

This is a 7-bit register which holds I/O device select codes.

C. INDICATORS

Carry Indicator

The Carry Indicator is a flip-flop which is set on addition or subtraction whenever there is a Carry out of bit position 28 of the A Register. The Carry Indicator status may be interrogated and reset by the Branch Carry command, or by the Reset command.

Overflow Indicator

The Overflow Indicator is a flip-flop which is set whenever the magnitude of the result of an operation exceeds the capacity of the A Register. Overflow may occur on add, subtract, divide, and shift instructions. The status of the overflow indicator may be interrogated and reset by the Branch on Overflow command, or by the Reset command.

Core Parity

Two Core Parity indicators are provided to record parity errors detected during either the transfer of an instruction or the transfer of an operand. The status of the Core Parity indicators may be interrogated and reset by the Branch on Core Parity operation. Parity errors also generate a high priority interrupt.

Drum Parity

The Drum Parity Indicator is a flip-flop which is set when a parity error is detected in the word being transferred from drum to core. The Drum Parity indicator may be interrogated and reset using the Branch on Drum Parity or Direct Access Parity Error operation. A drum parity error also generates a high priority interrupt signal.

Direct Access Parity

The Direct Access Indicator (CS) is a flip-flop which is set when a parity error is detected during the direct access transfer of information from core to the enabled device. The indicator may be interrogated under program control using the Branch on Drum Parity or Direct Access Parity Error operation.

Inhibit Interrupt

The Inhibit Interrupt Indicator is a flip-flop which is used to control the occurrence of interrupts in the operating program. The flip-flop may be set or reset using SET and RST operations.

I/O Transfer-Complete Indicator

The I/O Transfer-Complete Indicator is a flip-flop used by the Master I/O Control Unit to indicate that

a device has finished a data transfer. This flip-flop may be controlled with the RESET operations.

NOTE: All indicators may be set or reset with the SET or RESET instruction except the I/O Transfer-Complete indicator.

PROGRAM EXECUTION MODES

A. NORMAL ADDRESS MODE (N)

The Normal Mode is the conventional direct accessing method for executing instructions. In the Normal Mode, the Operand Field of the instruction word, bits 1-14, specifies the base address of the memory location from which the Operand is obtained (or stored). If the instruction is not indexed, this base address is the Operand Address. If indexing is specified, this base address will be modified by the contents of an index register to give the Effective Operand Address (EOA). The Normal Mode of most instructions is maskable.

B. INDIRECT ADDRESS MODE (I)

In the Indirect Address Mode the Operand Field of the instruction specifies the base memory location which will contain the actual Operand Address to be used by the instruction.

The Indirect Access Mode may be indexed. If it is, the base address is modified before the Memory Access is made. Because the computer must bring the true (or direct) address from Memory before executing the instruction, six microseconds are added to the Normal Mode execution time of Indirect Mode instructions. The Indirect Access Mode of Arithmetic, Logical, Load, and Store instructions is maskable.

C. IMMEDIATE ADDRESS LOWER HALF MODE (L)

The Immediate Address Lower Half Mode is a memory and time saving feature on the 340. Arithmetic, Logical and Load instructions use the 14-bit operand field as the effective operand when this mode of operation is used. Thus the data is contained in the instruction itself. This mode requires one less memory access, 6 μ seconds, than the normal mode. In executing these instructions in Lower Mode, the 14 bits of the operand field operate on the lower 14 bits of the specified register or memory location. The upper 14 bits of the operand are interpreted as zeros.

The Lower Mode may also be used on store instructions, however, the operand field is a true operand address. Lower Mode Store instructions store bits 1-14 in the specified memory location, leaving bits 15-28 unchanged.

D. IMMEDIATE ADDRESS UPPER HALF MODE (U)

This mode operates like the Lower Half Mode, except in Immediate Address Upper Half Mode the 14 bits of the Operand Field operate on the upper 14 bits of the specified register or memory location. The lower 14 bits of the register or memory location are unchanged. The 14th bit of this Operand Field affects the 28th or sign bit of register or memory location involved. The Upper Mode may also be used on Store Instructions, however, the operand field is a true operand address. Upper Mode Store instructions store bits 15-28 in the specified memory location, leaving bits 1-14 unchanged.

E. B-REGISTER MODE (B)

In the B-Register Mode the operand is taken from or stored into the B Register. The B-Register Mode is specified by the special operand address 377778. This mode requires 6 microseconds less to execute than the normal mode, because no memory access is required for the operand. This mode may be used with arithmetic, logical, load, and store instructions. It is not indexable.

F. X-REGISTER MODE (X)

The X-Register Mode is used with Branch and Shift instructions. For branch instructions the X-Mode indicates the branch address should be taken from the X Register rather than the operand field. For shift instructions, this mode indicates that the number of places to shift should be taken from the X Register rather than the operand field of the instructions.

G. H-MODE (H)

The H-Mode is available only on Divide instructions to indicate that the contents of the combined A and B Registers are divided by the Effective Operand.

H. BRANCH MODE (Br)

The Branch Mode is available on the Replace and Exchange instructions. In the Branch Mode, the next instruction address is taken from the Operand Field.

I. MASK MODIFIER (M)

A Mask Modifier bit is provided on operations such as Load, Store, Replace, Exchange, Add, Merge, Extract, Exclusive OR, Compare, Search, and Compare Tables instructions. The Modifier bit causes the Effective Operand or the designated register transfer to be masked by the contents of the B Register. Masking is equivalent to a logical "and" operation. A "one" bit will be placed in the

A Register only when the corresponding bits in both the B Register and EOA are "one" bits.

J. ZERO TEST (Z)

The Zero Test Modifier operates on the following 11 instructions: Add, Half Word Add, Add to Memory, Subtract, Subtract from Memory, Merge, Extract, Exclusive OR, and Decrement Index 1, 2, and 3.

This mode extends the capability of the above instructions by providing a conditional branch to be executed based on the results of these operations.

When the result of the operation is zero, the Next Instruction Address (NIA) is the current Instruction Address (CIA) plus 2.

When the condition is not met, the NIA is the CIA plus 1.

K. INDEXING (I1, I2, I3)

Three 14 bit program controlled index registers are provided for automatic address modification. When an instruction is tagged to use one of the I Registers, the effective operand address (EOA) is the base operand address contained in the operand field less the contents of the designated I Register. This automatic address modification mode requires no additional time since the modification takes place as the instruction is accessed from core memory.

All arithmetic, logical, load, store, branch, replace, exchange, and operation extension instructions are indexable in the normal and indirect mode of operation. On the indirect address mode, indexing occurs before the indirect address is accessed.

L. RELATIVE TRANSFER

The Relative Transfer mode of operation is part of the drum-core transfer subsystem. It is explained in Section V.

CORE MEMORY ORGANIZATION

A. GENERAL

The basic 340 main memory consists of 4,096 28-bit words of magnetic core storage. Up to 7 supplementary Core Memory units of 4,096 words each may be optionally added to expand the Core Memory capacity to a maximum of 32,768 words. Four of these 4,096-word blocks of core can be accessible at any one time; special core extension control bits allow the programmer to enable additional blocks of 4,096 words. Access time for any word is 6 microseconds.




Figure 2-3. Register Flow Diagram

SECTION III CENTRAL PROCESSOR INSTRUCTIONS

GENERAL

The 340 utilizes parallel, random access, core memory with auxiliary high capacity drum bulk storage. The 340 operates under program control using 140 single address instructions which are accessed sequentially. Program operations are grouped and described below. All instructions are summarized in Appendix H using definitions given below.

OPERATION CLASSES

Machine operations are divided into the following 10 classes for ease in description of their functions.

- Load/Store Operations
- Arithmetic Operations
- Logical Operations
- Replace/Exchange Operations
- Branch Operations
- Shift Operations
- Program Control Operations
- Input/Output Operations
- Drum/Core Operations
- Operation Extension

Operations are summarized in Appendix I.

DEFINITIONS

The following symbols are used throughout the 340 operation descriptions as defined:

Symbol	Definition
CIA	Current Instruction Address
NIA	Next Instruction Address
OPF or OPA	Operand field—the number in the least significant 14 bits of the instruction word
EO	Effective operand
ER	Effective register
EOA	Effective operand address—the

contents of the operand field or the contents as adjusted by Index and indirect modes defined by the operation mode

OE A	Operation extension address
n	Specified length of a multiply, divide, or shift operations. Specified block length of search or compare tables operations
c	Conditional number of places shifted in normalize shifts or number of words searched or scanned
↔	Exchange
()	The contents of the register or memory location indicated
(())	Contents of the contents of the register indicated
→	Transfer to, becomes, or replaces
μs	Microseconds

LOAD/STORE OPERATIONS

The B mode is specified by a normal mode code with OPF = 3777₈.

Lower Mode Loading: $(OPF)_{1-14} \rightarrow (ER)_{1-14}$ and $(ER)_{15-28} = 0$. When masking, $(OPF)_{1-14}$ masked by $(B)_{1-14} \rightarrow (ER)_{1-14}$.

Upper Mode Loading: $(OPF)_{1-14} \rightarrow (ER)_{15-28}$ and $(ER)_{1-14}$ remain unchanged. If masking, $(OPF)_{1-14}$ masked by $(B)_{15-28} \rightarrow (ER)_{15-28}$.

Lower Mode Storing: $(ER)_{1-14} \rightarrow (EOA)_{1-14}$ and $(EOA)_{15-28}$ remain unchanged. $(ER)_{1-14}$ masked by $(B)_{1-14} \rightarrow EOA_{1-14}$ when masking.

Upper Mode Storing: $(ER)_{15-28} \rightarrow (EOA)_{15-28}$ and $(EOA)_{1-14}$ remain unchanged. $(ER)_{15-28}$ masked by $(B)_{15-28} \rightarrow (EOA)_{15-28}$ when masking.

LOD A

(EOA) or (OPF) → (A).
 (EOA) or (OPF) are unchanged.
 NIA = CIA + 1.

LOAD A REGISTER				
Mode	μs	Numerical Code	Indexable	Maskable
N	12	000440	X	X
I	18	100440	X	X
L	6	040440	-	X
U	6	140440	-	X
B	6	0004437777	-	-

LOD B

(EOA) or (OPF) → (B).
 (EOA) or (OPF) are unchanged.
 NIA = CIA + 1.

LOAD B REGISTER				
Mode	μs	Numerical Code	Indexable	Maskable
N	12	016440	X	X
I	18	116440	X	X
L	6	056440	-	X
U	6	156440	-	X
Uc	6	157440	-	X

Note

Uc means load B₁₅₋₂₈ and clear bits 1-14.

LOD C

(EOA) or (OPF) → (C).
 (EOA) or (OPF) are unchanged.
 NIA = CIA + 1.

LOAD C REGISTER				
Mode	μs	Numerical Code	Indexable	Maskable
N	12	002440	X	X
I	18	102440	X	X
L	6	042440	-	X
U	6	142440	-	X
B	6	0024437777	-	-

LOD X

Bits 1-14 of (EOA) or (OPF) → bits 1-14 of (X).
 (EOA) or (OPF) remain unchanged.
 NIA = CIA + 1.

LOAD X REGISTER				
Mode	μs	Numerical Code	Indexable	Maskable
N	12	006440	X	X
I	18	106440	X	X
L	6	046440	-	X
B	6	0064437777	-	-

LOD I1

Bits 1-14 of (EOA) or (OPF) → bits 1-14 of (I1).
 (EOA) or (OPF) remain unchanged.
 NIA = CIA + 1.

LOAD INDEX REGISTER 1				
Mode	μs	Numerical Code	Indexable	Maskable
N	12	003440	X	X
I	18	103440	X	X
L	6	043440	-	X
B	6	0034437777	-	-

LOD I2

Same as LOD I1, except bits 1-14 of (I2) are loaded

LOAD INDEX REGISTER 2				
Mode	μs	Numerical Code	Indexable	Maskable
N	12	004440	X	X
I	18	104440	X	X
L	6	044440	-	X
B	6	0044437777	-	-

LOAD INDEX REGISTER 3**LOD I3**

Same as LOD I1, except bits 1-14 of (I3) are loaded.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	005440	X	X
I	18	105440	X	X
L	6	045440	-	X
B	6	0054437777	-	-

LOAD INTERRUPT MASK REGISTER M**LOD M**

(EOA) or (OPF) → effective bits of (M).
 (EOA) or (OPF) remain unchanged.
 NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	007440	X	X
I	18	107440	X	X
L	6	047440	-	X
U	6	147440	-	X
B	6	0074437777	-	-

LOAD INTERRUPT REGISTER Q**LOD Q**

(EOA) or (OPF) → effective bits of (Q).
 (EOA) or (OPF) remain unchanged.
 NIA = CIA + 1.

Note

For Q Register less than 28 bits, the unused bits appear as one bits.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	013440	X	X
I	18	113440	X	X
L	6	053440	-	X
U	6	153440	-	X
B	6	0534437777	-	-

STORE A REGISTER**STR A**

(A) → (EOA) and remain unchanged.
 NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	000400	X	X
I	18	100400	X	X
L	12	040400	X	X
U	12	140400	X	X
B	6	0004037777	-	-

STORE B REGISTER**STR B**

(B) → EOA and remain unchanged.
 NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	016400	X	-
I	18	116400	X	-
L	12	056400	X	-
U	12	156400	X	-

STORE C REGISTER**STR C**

(C) → (EOA) and are unchanged.
 NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	002400	X	X
I	18	102400	X	X
L	12	042400	X	X
U	12	142400	X	X
B	6	0024037777	-	-

STR X

STORE X REGISTER

(X) → bits 1-14 of (EOA) and remain unchanged;
 Bits 15-28 of (EOA) = 0 in N, I, and B modes
 and remain unchanged in L mode.
 NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	006400	X	X
I	18	106400	X	X
L	12	046400	X	X
B	6	0064037777	-	-

STR I1

STORE INDEX REGISTER 1

(I1) → (EOA) bits 1-14 and remain unchanged.
 (EOA) bits 15-28 = 0 in N, I, and B modes and
 are unchanged in L mode.
 NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	003400	X	X
I	18	103400	X	X
L	12	043400	X	X
B	6	0034047777	-	-

STR I2

STORE INDEX REGISTER 2

(I2) → (EOA) bits 1-14 and remain unchanged.
 (EOA) bits 15-28 = 0 in N, I, and B modes and
 are unchanged in L mode.
 NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	004400	X	X
I	18	103400	X	X
L	12	044400	X	X
B	6	0044037777	-	-

STR I3

STORE INDEX REGISTER 3

(I3) → (EOA) bits 1-14 and remain unchanged.
 (EOA) bits 15-28 = 0 in N, I, and B modes and
 are unchanged in L mode.
 NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	005400	X	X
I	18	105400	X	X
L	12	045400	X	X
B	6	0054037777	-	-

STR M

STORE INTERRUPT MASK REGISTER M

(M) → (EOA) effective bits and remain unchanged.
 NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	007400	X	X
I	18	107400	X	X
L	12	047400	X	X
U	12	147400	X	X
B	6	0074037777	-	-

STR Q

STORE INTERRUPT REGISTER Q1

(Q) → (EOA) effective bits and are unchanged.
 Q minimum size is 14 bits, expandable in
 increments of 7 bits, with unused bits stored
 as one bits.
 NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	013400	X	X
I	18	113400	X	X
L	12	053400	X	X
U	12	153400	X	X
B	6	0134037777	-	-

STR T2

STORE DATA TOGGLES

The bit configuration of the 28 data toggles on
 the computer control panel → (EOA) and remain
 unchanged.
 NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	015400	X	X
I	18	115400	X	X
L	12	055400	X	X
U	12	155400	X	X
B	6	0154037777	-	-

ARITHMETIC OPERATIONS

MULTIPLY


MPY n

(A) are multiplied by the n least significant bits
 of (EOA) or (OPF). The most significant part of
 the product is located in (A) and the least sig-
 nificant in (B). The algebraic sign of the product
 is in bit 28 of both (A) and (B). The length, n,
 of the multiplier is specified in bits 26-22 of the
 instruction and n may = 0 to 27.


Mode	μs	Numerical Code	Indexable	Maskable
N	14+2n	000740*	X	-
I	20+2n	100740*	X	-
L	14+2n	040740*	-	-
U	14+2n	140740	-	-
B	14+2n	0007437777	-	-

*To include execution code in the op code, add
 n_8 at 2^{-6} to mode op code.

Before multiplication



After multiplication



Note: C Register = (A) initially and (X) = 0

$$\text{Hence: } [(A)_{\text{bits } 27-1} \cdot (EO)_{\text{bits } n-1}]$$

$$\rightarrow [(A)_{27-1}, (B)_{27 \text{ through } (27-n)}]$$

Example: A normal mode multiplication with
 register results shown in octal as:

MPY 7 EO Numeric op code = 007740
 Execution time = 28μs

Register	before multiplication	after multiplication
A	0000001234	0000000143
EO	0000000023	unchanged
B		0120000000
C	any number	0000001234
X		0000000000

MPY 27 EO

Register	before multiplication	after multiplication
A	1777777755	1777777777
EO	0002000000	unchanged
B		1732000000
C	any numbers	1777777755
X		0000000000

Where the binary scaling = (A at 2^x) (EO at 2^y)
 → (A) (B) at $2^{x+y+(27-n)}$ and no overflow or carry
 occurs.

If n = 0, the register status at completion of
 multiplication is (A) = 0, (B) = EO, (C) = (A)
 initial and (X) = 0.


If n = 1, a maximum of 27 bits of product (exclud-
 ing sign) are developed such that the most signifi-
 cant digit is in bit 26 of (A) and the least signifi-
 cant in bit 27 of (B) — Bit 27 of (A) = sign = Bit 28
 of (A). A zero product results from a multiplica-
 tion where the multiplier and/or the multiplicand
 are zero. If either (A) or EO are full scale nega-
 tive, (1000000000)g, the product is a function of
 the positive or negative number used for the other
 multiplying element.

NIA = CIA + 1.


DIV n

(A) are divided by (EOA) or (OPF) developing an n bit quotient in the n least significant bit position of (A). The algebraic sign of the quotient is in bit 28 of (A). The remainder sign (sign of the dividend) and remainder are in (B) 28-1. The length, n, of the quotient is specified in bits 26-22 of the instruction word where n may equal 0 to 27.

Before division



After division



The binary scaling of the divide is (A) at $2^x/(B) 2^y \rightarrow (A) \text{ at } 2^{x-y-(27-n)}$ and the remainder is in the B Register at 2^{x+n} . Overflow occurs if the quotient is ≥ 1 at 2^0 . If an overflow has occurred such that only one most significant digit is lost, the actual quotient may be formed by adding $+1$ at 2^{-0} to the indicated quotient.

A zero divisor yields a quotient and remainder of zero and turns the overflow indicator on. A full scale negative divisor, $(100000000)g$, also sets A and B to zero and sets overflow on. Zero divided by any number other than the above two, yields a zero quotient but does not set overflow.

Special Modes:

(1) The divide operations with $n = 0$ produces an absolutizing function such that, in $14 \mu s$, the (A) = $|EO|$ and (C) = $|A|$ initial with (B) unchanged and (X) set to zero.

(2) The H mode of the divide uses both (A) and (B) as a 54 bit plus sign dividend. This mode produces a full 27-bit plus-sign quotient without truncation and is designed specifically for the $n = 27$ case. If the 54-bit dividend is negative, (A) should contain the negative most significant digits and (B) should contain the positive equivalent of the least significant bits.
NIA = CIA + 1.

DIVIDE

Mode	μs	Numerical Code	Indexable	Maskable
N	26+2n	000700*	X	-
I	32+2n	100700*	X	-
L	26+2n	040700*	-	-
H	26+2n	140700*	X	-
B	26+2n	0007037777	-	-

*To include execution code in the op code, add n_g at 2^{-6} to mode op code.

DIV 27 EO

Register	before division	after division
A	0000000133	0443146314
EO	0000000240	unchanged
B		0000000200
C	any numbers	Divisor
X		0000000000

DIV 27 EO

Register	before division	after division
A	0000000144	1660000000
EO	1777776600	unchanged
B		0000000000
C	any numbers	Divisor
X		0000000000

ADD

The effective operand is added to (A) and the algebraic sum placed in (A). Overflow will occur if the result $> (2^0 - 2^{-27})$. A carry bit is generated by a carry out of bit position 28.

If masking, (EOA) or (OPF) is masked by (B) and the result added to (A). On a lower mode addition a carry bit may be generated in bit position 15 which is included in the sum.
NIA = CIA + 1.

Note

Add Lower - This operation is effective for positive operands only. Assuming that the OPA of instruction contains a negative number, the results yielded will be inconsistent with the two's complement arithmetic.

Add Upper - Bit 14 of the OPA is interpreted as the sign, therefore both positive and negative numbers will yield consistent results.

ADD

Mode	μs	Numerical Code	Indexable	Maskable
N	12	000640	X	X
I	18	100640	X	X
L	6	040640	-	X
U	6	140640	-	X
B	6	0006437777	-	-

Note: EO masked by (B) prior to addition. Zero test on all modes.

SUBTRACT

The effective operand is subtracted from (A) and the algebraic result $\rightarrow(A)$. Overflow Indicator, carry bit generation, and masking are as defined in the ADD operation. In effect, the subtraction is executed by taking the 1's complement of EO and performing the addition $EO' + 1 + (A)$.
NIA = CIA + 1.

Note

Subtract Lower - This operation is effective for positive operands only. Assuming that the OPA of instruction contains a negative number, the results yielded will be inconsistent with the two's complement arithmetic.

Subtract Upper - Bit 14 of the OPA is interpreted as the sign, therefore both positive and negative numbers will yield consistent results.

SUB

Mode	μs	Numerical Code	Indexable	Maskable
N	12	002640	X	X
I	18	102640	X	X
L	6	042640	-	X
U	6	142640	-	X
B	6	0026437777	-	-

Note: 1's complement taken of (EO) then masked by (B) prior to subtraction. Zero test on all modes.

HALF WORD ADD

The algebraic sum of (A) plus (EOA) or (OPF) $\rightarrow(A)$. Addition is as described in ADD operation except no carry bit is generated between bits 14 and 15-28 (only if a carry is generated at $n = 28$, will the carry indicator be set). An overflow occurs only when the absolute sum of $A + EO_{bits\ 15-28} > (2^0 - 2^{-27})$.
NIA = CIA + 1.

Note

Overflow is set only when the absolute value of the result in A exceeds $(2^0 - 2^{-27})$.

HWA

Mode	μs	Numerical Code	Indexable	Maskable
N	12	001640	X	X
I	18	101640	X	X
L	6	041640	-	X
B	6	0016437777	-	-

Note: Zero test on all modes.

ADD TO MEMORY

The (EOA) are added algebraically to (A) and the sum is stored in (EOA) and (C). The overflow and carry bit indicators are set as for the ADD operation. (A) remain unchanged. Full scale negative added to a number ≤ 0 , changes the bit in position 28 of EO and sets overflow indicator.
NIA = CIA + 1.

ADM

Mode	μs	Numerical Code	Indexable	Maskable
N	18	006640	X	X
I	24	106640	X	X

Notes: Zero test on both modes. In masked mode EO is masked by (B) prior to addition.

SBM

SUBTRACT FROM MEMORY

(A) are subtracted from (EOA) and the result stored in (EOA) and (C). (A) are unchanged. Rules for overflow and carry set are as for SUB. NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	18	007640	X	X
I	24	107640	X	X

Notes: Zero test on both modes. In masked mode EO is masked by (B) prior to subtraction.

DIX 11

DECREMENT INDEX REGISTER 1

(I1) is reduced by (EOA) or (OPF) and the result stored in (I1). The subtraction is made modulo 2^{14} assuming (I)_i and (EO) are unsigned 14-bit numbers. No indicators are set. If (I)_i = [(EO)-1] the next decrement will refill (I)_i, modulo 2^{14} . NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	003640	X	X
I	18	103640	X	X
L	6	043640	-	X
B	6	0036437777	-	-

Notes: All modes accept Zero test modifier. EO masked by (B) prior to subtraction.

DIX 12

DECREMENT INDEX REGISTER 2

(I2) is reduced by (EOA) or (OPF) and the result stored in (I2). The subtraction is made modulo 2^{14} assuming (I)_i and (EO) are unsigned 14-bit numbers. No indicators are set. If (I)_i = [(EO)-1] the next decrement will refill (I)_i, modulo 2^{14} . NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	004640	X	X
I	18	104640	X	X
L	6	044640	-	X
B	6	0046437777	-	-

Notes: All modes accept Zero test modifier. EO masked by (B) prior to subtraction.

DIX 13

DECREMENT INDEX REGISTER 3

(I3) is reduced by (EOA) or (OPF) and the result stored in (I3). The subtraction is made modulo 2^{14} assuming (I)_i and (EO) are unsigned 14-bit numbers. No indicators are set. If (I)_i = [(EO)-1] the next decrement will refill (I)_i, modulo 2^{14} . NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	005640	X	X
I	18	105640	X	X
L	6	045640	-	X
B	6	0056437777	-	-

Notes: All modes accept Zero test modifier. EO masked by (B) prior to subtraction.

LOGICAL OPERATIONS

EXT

EXTRACT

(A) and (EOA) or (OPF) are COMPARED, bit by bit. (A) retains a binary one where corresponding bits in both (A) and (EO) are ones. This is a logical "AND" operation.

For L mode: (OPF) AND (A)₁₄₋₁ → (A)₁₄₋₁; 0 → (A)₂₈₋₁₅

For U mode: (OPF) AND (A)₂₈₋₁₅ → (A)₂₈₋₁₅; (A)₁₄₋₁ unchanged

NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	000340	X	X
I	18	100340	X	X
L	6	040340	-	X
U	6	140340	-	X

Notes: All modes are maskable by (EO) masked by (B) after Extract. Zero test modifier on all modes.

EXTRACT TO MEMORY

EXM

(A) and (EOA) are compared. (EOA) and (C) retain a binary one where corresponding bits of (EOA) and (A) are ones. NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	18	005340	X	X
I	24	105340	X	X

Note: Both modes accept Zero test modifiers.

MERGE

MRG

(A) and (EOA) or (OPF) are compared. (A) retains a binary one where either (A) or (EO) contains a one bit. This is a logical "OR" operation.

For L mode: (OPF) OR (A)₁₄₋₁ → (A)₁₄₋₁; 0 → (A)₂₈₋₁₅

For U mode: (OPF) OR (A)₂₈₋₁₅ → (A)₂₈₋₁₅; A₁₄₋₁ unchanged

NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	001340	X	X
I	18	101340	X	X
L	6	041340	-	X
U	6	141340	-	X
B	6	0013437777	-	-

Note: N, I, L, and U are maskable — (EOA) and (A) are merged and the result masked by (B) = effective result. N, I, L and U modes accept zero test modifier.

MERGE TO MEMORY

MGM

(A) and (EOA) are compared. (EOA) and (C) retain a binary one wherever corresponding bits of either (A) or (EOA) are ones. NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	18	004340	X	X
I	24	104340	X	X

Note: Both modes accept Zero test modifiers.

EXCLUSIVE OR

XOR

(A) and (EOA) or (OPF) are compared. (A) retain a binary one wherever the corresponding bits of (A) or (EO) are different. That is, (A) · EO' + (A)' · EO → (A).

For L mode: (OPF) compared (A)₁₄₋₁ → A₁₄₋₁; 0 → A₂₈₋₁₅

NIA = CIA + 1.

Mode	μs	Numerical Code	Indexable	Maskable
N	12	002340	X	X
I	18	102340	X	X
L	6	042340	-	X

Note: All modes are maskable — (EO) is masked by (B) prior to comparison with (A). Zero test modifier on all modes.

COM EQ

(A) are compared algebraically with (EOA). If (A) = (EOA), NIA = CIA + 2. If coincidence is not found, NIA = CIA + 1. No changes are made to registers. (100000000)8 is interpreted as the most negative number.

Overflow and carry indicators are unchanged.

COMPARE EQUAL

Mode	μs	Numerical Code	Indexable	Maskable
N	12	043340	X	X

Note: On masking, both (EOA) and (A) are masked prior to comparison.

COM NE

Same as COM EQ except NIA = CIA + 2 when (A) ≠ (EOA).

COMPARE NOT EQUAL

Mode	μs	Numerical Code	Indexable	Maskable
N	12	143340	X	X

Note: On masking, both (EOA) and (A) are masked prior to comparison.

COM GR

Same as COM EQ except NIA = CIA + 2 when (A) > (EOA).

COMPARE GREATER THAN

Mode	μs	Numerical Code	Indexable	Maskable
N	12	003340	X	X

Note: On masking, both (EOA) and (A) are masked prior to comparison.

COM LS

Same as COM EQ except NIA = CIA + 2 when (A) < (EOA).

COMPARE LESS THAN

Mode	μs	Numerical Code	Indexable	Maskable
N	12	103340	X	X

Note: On masking, both (EOA) and (A) are masked prior to comparison.

SCN EQ

(A) are compared algebraically with each word in a specified table beginning with the effective operand address and continuing for n words, where n is specified in the X register. If (A) are found equal to a word in the table, coincidence is found; NIA = CIA + 2, and the address of coincidence is placed in the X register. If coincidence is not found, NIA = CIA + 1, and (X) contain the last address of the table. No other registers are changed. If (X) is initially zero, the scan stops in 6 μs with (X) = EOA₁.

Overflow and carry indicators remain unchanged.

SCAN EQUAL

Mode	μs	Numerical Code	Indexable	Maskable
N	6+6c	046340	X	X

where c = number of words actually scanned.

SCN NE

Same as SCN EQ, except coincidence is found when (A) are not equal to a word in the table specified by EOA.

SCAN NOT EQUAL

Mode	μs	Numerical Code	Indexable	Maskable
N	6+6c	146340	X	X

SCAN GREATER THAN

Same as SCN EQ, except coincidence is found when (A) is greater than a word in the table specified by EOA.

SCN GR

Mode	μs	Numerical Code	Indexable	Maskable
N	6+6c	006340	X	X

SCAN LESS THAN

Same as SCN EQ, except coincidence is found when (A) is less than a word in the table specified by EOA.

SCN LS

Mode	μs	Numerical Code	Indexable	Maskable
N	6+6c	106340	X	X

COMPARE TABLES EQUAL

The contents of a reference table are compared algebraically, word by word, with the contents of an unknown table. The comparison begins with the reference table and unknown table addresses specified in EOA and (C) respectively, and continues for the number of words specified in (X), where the maximum number in X = 37777g. Coincidence occurs when the contents of a word in the reference tables equal the contents of the corresponding word in the unknown tables and NIA = CIA + 2. When no coincidence occurs, NIA = CIA + 1. Register contents prior to and after execution of CMT for both coincidence and no coincidence conditions are shown below:

CMT EQ

Mode	μs	Numerical Code	Indexable	Maskable
N	6+12c	047340	X	X

where c = number of words compared.

REGISTER	INITIAL CONDITIONS	FINAL CONDITIONS	
		COINCIDENCE	NO COINCIDENCE
A		Contents of Reference table word at coincidence	Contents of last word in Reference table
B	Mask if specified	Unchanged	Unchanged
C	First address of Unknown table	Address of Unknown table word at coincidence	Address of Last word of Unknown table
X	Number of words to be compared	Same as (C) ₁₄₋₁	Same as (C) ₁₄₋₁
EOA	First address of Reference table	Unchanged	Unchanged

Overflow and carry indicators remain unchanged.

If (X) = 0 initially, the compare stops after 6 μs with final register conditions equal to no coincidence conditions, except for the A Register, which is unchanged.

COMPARE TABLES NOT EQUAL

Same as CMT EQ except coincidence is found when a word in the reference table is not equal to the corresponding word in the unknown table.

CMT NE

Mode	μs	Numerical Code	Indexable	Maskable
N	6+12c	147340	X	X

CMT GR

Same as CMT EQ except coincidence is found when a word in the reference table is greater than the corresponding unknown table word.

COMPARE TABLES GREATER THAN				
Mode	μs	Numerical Code	Indexable	Maskable
N	6+12c	007340	X	X

CMT LS

Same as CMT EQ except coincidence is found when a word in the reference table is less than the corresponding unknown table word.

COMPARE TABLES LESS THAN				
Mode	μs	Numerical Code	Indexable	Maskable
N	6+12c	107340	X	X

REPLACE AND EXCHANGE OPERATIONS

All replace and exchange operations cause a transfer of register contents but do not affect memory. Both normal and branch mode are available. If the branch mode is specified, NIA = OPA; hence a transfer and branch are accomplished in one instruction.

In the normal mode, NIA = CIA + 1.

RAW C

(C) are transferred to (A); (C) are unchanged. If mask is specified, (C) are masked by (B) prior to transfer.

REPLACE A WITH C				
Mode	μs	Numerical Code		Maskable
N	6	002500		X
Br	6	102500		X

RAW I1

(I1) bits 1-14 are transferred to bits 1-14 of (A). Bits 15-28 of (A) are set to zero and (I1) are unchanged. If mask is specified, (I1) is masked by (B) bits 1-14 prior to transfer.

REPLACE A WITH I1				
Mode	μs	Numerical Code		Maskable
N	6	003500		X
Br	6	103500		X

RAW I2

Same as RAWI1, except the (I2) are transferred.

REPLACE A WITH I2				
Mode	μs	Numerical Code		Maskable
N	6	004500		X
Br	6	104500		X

RAW I3

Same as RAWI1, except (I3) are transferred.

REPLACE A WITH I3				
Mode	μs	Numerical Code		Maskable
N	6	005500		X
Br	6	105500		X

RAW X

The (X) bits 1-14 are transferred to (A) bits 1-14. (A) 15-28 and (X) remain unchanged. If masking, (X) is masked by (B)₁₋₁₄ prior to transfer.

REPLACE A WITH X, HOLD UPPER A BITS				
Mode	μs	Numerical Code		Maskable
N	6	001500		X
Br	6	101500		X

REPLACE A WITH X, CLEAR UPPER A BITS

Same as RAWXH, except (A)₁₅₋₂₈ are set to zeros.

REPLACE A WITH X, CLEAR UPPER A BITS				RAW XC
Mode	μs	Numerical Code		Maskable
N	6	006500		X
Br	6	106500		X

REPLACE A WITH M

(M) are transferred to (A) and (M) remain unchanged. (M) are masked by (B) prior to transfer.

REPLACE A WITH M				RAW M
Mode	μs	Numerical Code		Maskable
N	6	007500		X
Br	6	107500		X

REPLACE A WITH Q

Same as RAWM, except (Q) are transferred.

REPLACE A WITH Q				RAW Q
Mode	μs	Numerical Code		Maskable
N	6	013500		X
Br	6	113500		X

REPLACE A WITH G (RELATIVE ADDRESS REGISTER)

(G)₁₋₁₄ are transferred to (A)₁₋₁₄. Zero → (A)₁₅₋₂₈ and (G) are unchanged. Masking is as for RAWI1.

REPLACE A WITH G (RELATIVE ADDRESS REGISTER)				RAW G
Mode	μs	Numerical Code		Maskable
N	6	016500		X
Br	6	116500		X

REPLACE A WITH PANEL ADDRESS TOGGLES

(Console address toggles)₁₋₁₄ → (A) and 0 → (A)₁₅₋₂₈. Masking is as in RAWI1.

REPLACE A WITH PANEL ADDRESS TOGGLES				RAW T1
Mode	μs	Numerical Code		Maskable
N	6	017500		X
Br	6	117500		X

REPLACE A WITH PANEL DATA TOGGLES

Same as RAWT1, except (Data Toggles)₁₋₂₈ → (A)₁₋₂₈. Masking is on all 28 bits.

REPLACE A WITH PANEL DATA TOGGLES				RAW T2
Mode	μs	Numerical Code		Maskable
N	6	015500		X
Br	6	115500		X

REPLACE C WITH A

(A) → (C) and remain unchanged. When masking, (A) is masked by (B) prior to transfer.

REPLACE C WITH A				RWA C
Mode	μs	Numerical Code		Maskable
N	6	042500		X
Br	6	142500		X

REPLACE I1 WITH A

(A)₁₋₁₄ → (I1)₁₋₁₄ and (A) are unchanged. When masking, (A)₁₋₁₄ are masked by (B)₁₋₁₄ prior to transfer.

REPLACE I1 WITH A				RWA T1
Mode	μs	Numerical Code		Maskable
N	6	043500		X
Br	6	143500		X

RWA I 2

Same as RWAI1, except (A) → (I2).

REPLACE I2 WITH A			
Mode	μs	Numerical Code	Maskable
N	6	044500	X
Br	6	144500	X

RWA I 3

Same as RWAI1, except (A) → (I3).

REPLACE I3 WITH A			
Mode	μs	Numerical Code	Maskable
N	6	045500	X
Br	6	145500	X

RWA X


Same as RWAI1, except (A)₁₋₁₄ → (X).

REPLACE X WITH A			
Mode	μs	Numerical Code	Maskable
N	6	046500	X
Br	6	146500	X

RWA M

The (A) → (M) and are unchanged. (M) is masked by (B) and are merged with (A). The result stored in (M). The (C) are set to (A) initial.

REPLACE M WITH A			
Mode	μs	Numerical Code	Maskable
N	12	047500	-
Br	12	147500	-



RWA Q

Same as RWAM, except (Q) are replaced.

REPLACE Q WITH A			
Mode	μs	Numerical Code	Maskable
N	12	053500	-
Br	12	153500	-

RWA G

Same as RWAI1, except (A) → (G).

REPLACE G WITH A			
Mode	μs	Numerical Code	Maskable
N	6	056500	X
Br	6	156500	X

EXCHANGE A WITH B

(A) are interchanged with (B).

EAW B			
Mode	μs	Numerical Code	Maskable
N	6	016600	-
Br	6	116600	-

EXCHANGE A WITH C

(A) ↔ (C). When masked, (A) → (C) but (C) are masked by the (B) prior to transfer to (A).

EAW C			
Mode	μs	Numerical Code	Maskable
N	6	005600	X
Br	6	105600	X

EXCHANGE A WITH X, HOLD UPPER A BITS

(A)₁₋₁₄ and (X) are exchanged. (A)₁₅₋₂₈ remain unchanged. When masked, only (X) are masked by (B) prior to transfer.

EAW XH			
Mode	μs	Numerical Code	Maskable
N	6	001600	X
Br	6	101600	X

EXCHANGE A WITH X, CLEAR UPPER A BITS

Same as EAWXH, except (A)₁₅₋₂₈ are set to zero.

EAW XC			
Mode	μs	Numerical Code	Maskable
N	6	006600	X
Br	6	106600	X

EXCHANGE A WITH I1

(A)₁₋₁₄ are exchanged with (I1). 0 → (A)₁₅₋₂₈. When specified, (I1) are masked by (B) prior to transfer.

EAW I1			
Mode	μs	Numerical Code	Maskable
N	12	003600	X
Br	12	103600	X

EXCHANGE A WITH I2

Same as EAWI1, except (I2) are exchanged with (A).

EAW I2			
Mode	μs	Numerical Code	Maskable
N	12	004600	X
Br	12	104600	X

EXCHANGE A WITH I3

Same as EAWI1, except (I3) are exchanged with (A).

EAW I3			
Mode	μs	Numerical Code	Maskable
N	12	005600	X
Br	12	105600	X

EXCHANGE A WITH M

(A) ↔ (M). When specified, (M) is masked by (B) prior to exchange.

EAW M			
Mode	μs	Numerical Code	Maskable
N	12	007600	X
Br	12	107600	X

EAW Q

EXCHANGE A WITH Q

Same as EAWM, except exchange is with (Q).

Mode	μs	Numerical Code	Maskable
N	12	013600	X
Br	12	113600	X

BRANCH OPERATIONS

In all branch operations, the next instruction address is CIA + 1 if the condition of the branch is not met. If the condition is met, NIA = EOA, where the effective operand address may be address in the operand field of the instruction modified by indexing or indirect addressing or, as in the X mode, it may be (X).

The execution time is 6 μs if the condition is not met. If the condition is met, the I mode requires 12 μs for execution.

BUN

BRANCH UNCONDITIONALLY

The condition is always met. Hence NIA = EOA.

Mode	μs	Numerical Code	Indexable
N	6	000000	X
I	12	100000	X
X	6	040000	-

BZE

BRANCH IF (A) = 0

The condition is met when $(A)_{28-1} = 0$.

Mode	μs	Numerical Code	Indexable
N	6	016000	X
I	6, 12	116000	X
X	6	056000	-

BZM

BRANCH IF A MASKED = 0

The condition is met if $(A)_{28-1}$, when masked by $(B)_{28-1}$, equal zero.

Mode	μs	Numerical Code	Indexable
N	6	001000	X
I	6, 12	101000	X
X	6	041000	-

BNZ

BRANCH IF A NOT ZERO

The condition is met when $(A)_{28-1}$ contain one bit.

Mode	μs	Numerical Code	Indexable
N	6	012000	X
I	6, 12	112000	X
X	6	052000	-

BNM

BRANCH IF A MASKED NOT ZERO

The condition is met if $(A)_{28-1}$, as masked by $(B)_{28-1}$, contain a one bit.

Mode	μs	Numerical Code	Indexable
N	6	002000	X
I	6, 12	102000	X
X	6	042000	-

BPO

BRANCH IF A IS POSITIVE

The condition is met if $(A)_{28}$ is zero; that is, if (A) is a positive number.

Mode	μs	Numerical Code	Indexable
N	6	013000	X
I	6, 12	113000	X
X	6	053000	-

BRANCH IF A IS NEGATIVE

BNGThe condition is met if $(A)_{28}$ is a one; that is, if (A) is a negative number.

Mode	μs	Numerical Code	Indexable
N	6	003000	X
I	6, 12	103000	X
X	6	043000	-

BRANCH IF A CONTAINS A LOW BIT

BLBThe condition is met if $(A)_1$ is a one bit.

Mode	μs	Numerical Code	Indexable
N	6	004000	X
I	6, 12	104000	X
X	6	044000	-

BRANCH IF INDEX 1 NOT ZERO

BNX 11

The condition is met if (I1) is not zero.

Mode	μs	Numerical Code	Indexable
N	6	007000	X
I	6, 12	107000	X
X	6	047000	-

BRANCH IF INDEX 2 NOT ZERO

BNX 12

The condition is met if (I2) is not zero.

Mode	μs	Numerical Code	Indexable
N	6	010000	X
I	6, 12	110000	X
X	6	050000	-

BRANCH IF INDEX 3 NOT ZERO

BNX 13

The condition is met if (I3) is not zero.

Mode	μs	Numerical Code	Indexable
N	6	011000	X
I	6, 12	111000	X
X	6	051000	-

BRANCH IF OVERFLOW INDICATOR ON

BOF

The condition is met if the Overflow Indicator has been set on since the last test or overflow set/reset operation. The Overflow Indicator is turned off by this command.

Mode	μs	Numerical Code	Indexable
N	6	005000	X
I	6, 12	105000	X
X	6	045000	-

BRANCH IF CARRY INDICATOR ON

BCY

The condition is met if the Carry Indicator has been turned on since the last test or set/reset operation. The indicator is turned off by this command.

Mode	μs	Numerical Code	Indexable
N	6	015000	X
I	6, 12	115000	X
X	6	055000	-

BCP

The condition is met if the Core Parity Instruction Indicator and/or Core Parity Operand Indicator have been turned on since the last test or set/reset operation. Both indicators are turned off by this command.

BRANCH IF CORE PARITY ERROR

Mode	μ s	Numerical Code	Indexable
N	6	006000	X
I	6, 12	106000	X
X	6	046000	-

BDP

The condition is met if the Drum Parity and/or the Direct Access Parity Indicators have been turned on. These indicators are turned off by this instruction.

BRANCH IF DRUM OR DIRECT ACCESS PARITY ERROR

Mode	μ s	Numerical Code	Indexable
N	6	014000	X
I	6, 12	114000	X
X	6	054000	-

SHIFT AND NORMALIZE OPERATIONS

For all shift instructions, the execution time is equal to $(8 + 2n) \mu$ s where n is the number of bit positions shifted and may be equal to from 0 to $(2^{14} - 1)$. The number of places to shift may be indicated in OPF or X Register.

In the Normal mode (bit 27 of instruction = 1), n is specified in OPF; and in the X mode (bit 27 = 0), n is specified by (X). The N-mode code is formed by adding 040000g to the X-mode code shown for each operation. (X) is always zero at completion of any shift and NIA = CIA + 1. If overflow occurs, the shift operation is not stopped.


Normalize operations all require $(8 + 2c) \mu$ s execution time, where c equals the number of bit positions shifted. Both the normal and X modes are available on normalize as on shifts. Overflow will not occur. Normalize will stop or will not begin if (X) = 0. If (A) = 0, the shifting operation will continue until (X) = 0. NIA = CIA + 1.

ALA

Bits 27-1 of (A) are shifted left n bit positions, zeros are placed in the n least significant bits of (A), and the sign of (A) is unchanged. An overflow occurs if a bit is shifted out of (A)₂₇ when (A)₂₇ \neq (A) sign.

SHIFT A LEFT ARITHMETIC


Mode	Numerical Code
N	040540
X	000540

**ALO**

All 28 bits of (A) are shifted left n bit positions and zeros are placed in the n least significant bits of (A). No overflow occurs.


SHIFT A LEFT LOGICAL OPEN

Mode	Numerical Code
N	041540
X	001540

**SHIFT A LEFT LOGICAL CLOSED**

All 28 bits of (A) are shifted left n bit positions and bit 28 of (A) is placed in bit 1 of (A) at each shift. There is no overflow.

Mode	Numerical Code
N	042540
X	002540

**SHIFT A RIGHT ARITHMETIC**


Bits 27-1 of (A) are shifted right n bit positions. The sign (bit 28) of (A) remains unchanged, but at each shift $(A)_{28} \rightarrow (A)_{27}$; that is, the sign is propagated to the right.

Mode	Numerical Code
N	043540
X	003540

**SHIFT A RIGHT LOGICAL OPEN**

The 28 bits of (A) are shifted right n bit positions. Zeros are entered in the n most significant bits of (A).


Mode	Numerical Code
N	044540
X	004540

**SHIFT A, B LEFT ARITHMETIC**

Bits 27-1 of (A) and (B) are shifted left n bit positions such that bit 27 of (B) is shifted into bit 1 of (A) and zero is shifted into bit 1 of (B). The sign bits (28) of (A) and (B) remain unchanged.

Mode	Numerical Code
N	045540
X	005540

Overflow will occur if a bit shifted out of (A)₂₇ is not equal to (A) sign.




BLL

SHIFT A LEFT ARITHMETIC, B LEFT LOGICAL OPEN

Bits 27-1 of (A) and the 28 bits of (B) are shifted left n bit positions such that on each shift: (A) sign → (A) sign, (B)₂₈ → (A)₁, (B)₂₇ → (B)₂₈, and 0 → (B)₁.

Mode	Numerical Code
N	046540
X	006540

Overflow occurs if a bit shifted out of (A)₂₇ ≠ (A) sign.




BLO

SHIFT A, B LEFT, A LOGICAL, B LOGICAL, OPEN

All 28 bits of (A) and (B) are shifted left n bit positions such that on each shift: (B)₂₈ → (A)₁, 0 → (B)₁, (A)₂₇ → (A)₂₈ and (A)₂₈ is lost. No overflow occurs.

Mode	Numerical Code
N	047540
X	007540




BLC

SHIFT A, B LEFT, A LOGICAL, B LOGICAL, CLOSED

All 28 bits of (A) and (B) are shifted left n bit positions such that on each shift: (B)₂₈ → (A)₁ and (A)₂₈ → (B)₁. No overflow occurs.

Mode	Numerical Code
N	050540
X	010540




BRA

SHIFT A, B RIGHT ARITHMETIC

Bits 27-1 of (A) and (B) are shifted right n bit positions such that on each shift: (A)₂₈ → (A)₂₇, (A)₁ → (B)₂₇, and (A) and (B) signs are unchanged.

Mode	Numerical Code
N	052540
X	012540




SHIFT A, B RIGHT - A ARITHMETIC, B LOGICAL OPEN

BRL

Bits 27-1 of (A) and the 28 bits of (B) are shifted right n bit positions such that on each shift: (A)₂₈ → (A)₂₇, (A)₁ → (B)₂₈, (B)₂₈ → (B)₂₇, and (A)₂₈ is unchanged.

Mode	Numerical Code
N	051540
X	011540




NORMALIZE A ARITHMETIC

NAA

(A)₂₇₋₁ is shifted left until A₂₇ ≠ A₂₈, X = 0, or until (A) = 1400000008. On each shift, 0 → A₁, (X) - 1 → (X), and (A) sign is unchanged.

Mode	Numerical Code
N	053540
X	013540




NORMALIZE A LOGICAL OPEN

NAO

All 28 bits of (A) are shifted left until (A)₂₈ = 1. No shift occurs if (A)₂₈ is initially a one. On each shift, 0 → A₁ and (X) - 1 → (X).

Mode	Numerical Code
N	054540
X	014540



NORMALIZE A LOGICAL CONTINUED

NAC

The 28 bits of (A) are unconditionally shifted left one position. Shifting will then continue until A₂₈ = 1 or X = 0 (or stop if condition A₂₈ = 1 is met upon initial shift). Shifting will not start if X is initially = 0. This mode provides a means of easily continuing a normalizing operation by nullifying the previous stop condition. 0 → (A)₁ and (X) - 1 → (X) on each shift.


Mode	Numerical Code
N	055540
X	015540

NBA

NORMALIZE A AND B ARITHMETIC

(A) and (B) are shifted left until (A)₂₇ ≠ (A)₂₈ or until (A) = 140000000₈.
 0 → (B)₁, (B)₂₇ → (A)₁, (X) - 1 → (X), and (A)₂₈, (B)₂₈ are unchanged on each shift.

Mode	Numerical Code
N	056540
X	016540




NBL

NORMALIZE A, B, A ARITHMETIC, B LOGICAL, OPEN

Bits 27-1 of (A) and all 28 bits of (B) are shifted left until (A)₂₇ ≠ (A)₂₈ or (A) = 140000000₈.
 On each shift, 0 → (B)₁ and (X) - 1 → (X). (A) sign remains unchanged and (B) sign is shifted into (A)₁.

Mode	Numerical Code
N	057540
X	017540



PROGRAM CONTROL

NOP

NO OPERATION

Skip to CIA + 1 for the NIA with no change of register status.

Mode	μs	Numerical Code	Indexable
N	6	017000	-

STP

STOP AND BRANCH

The program stops at this instruction with (N) = EOA. When the computer console resume button is depressed, NIA = EOA.

Mode	μs	Numerical Code	Indexable
N	6	046600	-
I	12	146600	-

SRB

SET RETURN AND BRANCH

This operation branches to a specified routine after saving the return address. The return address, CIA + 1, is stored in (EOA) and the program branches to EOA + 1 to begin the subroutine. (EOA)₂₈₋₁₅ are unchanged.

Mode	μs	Numerical Code	Indexable
N	12	045600	X
I	18	145600	X

SET

SET

The indicators or functions specified by the bits in the operand field of the instruction are set, singly or in combination. A 1 bit in the OPF turns on or activates.

Mode	μs	Numerical Code
N	6	064600

NIA = CIA + 1.

The following table lists the OPF bit designations.

OPF bit	Turns on or affects
1	Drum parity indicator
2	Direct access parity indicator
3	Core instruction parity indicator
4	Core operand parity indicator
5	I/O transfer-complete indicator (under RESET only)
6	Interrupt inhibit indicator
7	Carry indicator
8	Overflow indicator
9	Not assigned
10	Not assigned
11	*1's complement of (B) → (B)
12	*1's complement of (A) → (A)
13	*2's complement of (A) → (A)
14	Set (A) and (B) to zero.

- *Note: 1. In the 2's complement mode, overflow is set if 100000000₈ is complemented and the accumulator remains unchanged. The carry indicator is set if 000000000₈ is complemented and the accumulator is unchanged.
 2. Bits 11 through 14 (A and B Register effects) cause the same action in either the set or reset instruction.

RESET

RST

The indicator or function as specified by the bits in OPF are reset, singly or in combination. The reset operation is controlled like the set operation using the same OPF bit assignments. For bits 11 through 14 (A and B Register effects), the same action occurs in either the set or reset operation.

Mode	μs	Numerical Code
N	6	044600

NIA = CIA + 1.

SET CORE ADDRESS

STA

A 4,096-word block of additional core memory above a 16,384 word memory size is specified. This additional 4K block is substituted for the third quarter of regular memory. Bits 1 through 4 of the OPF specify which 4K block addition is to be addressed as follows:

Mode	μs	Numerical Code
N	6	047600

OPF bits	Addresses Core Block
0000	The regular 4K block in the third quarter (8K-12K)
0001	16K-20K
0010	20K-24K
0011	24K-28K
0100	28K-32K

Addressing within the 4K block uses bits 1-12 of the EOA for all operations. Bits 4-7 of Q retain control of the additional block used. The SCA instruction modifies (Q)₄₋₇ to equal (OPF)₁₋₄ but does not change other Q bits. The maximum expansion of core memory above 16,384 is four 4,096-word blocks, for a total memory of 32,768 words.

NIA = CIA + 1.

OPERATION EXTENSION

The Operation Extension provides automatic entry into up to 320 subroutine-type programs stored in core memory. These instructions are written in programs as though they were real instructions. Their operand field may be modified by an index register and may be an indirect address. The following actions take place when an operation extension is executed:

- Interrupts are inhibited
- (EOA) → (B)
- EOA → (X)
- CIA + 1 → (OEA)
- NIA = OEA + 1

The initial (A) and (C) remain unchanged. OEA + 1 normally contains and branch unconditional instruction to the location of the subroutine. If all 320 operation extensions are used, a block of 640 locations in core memory must be reserved for linkage to these routines. The operation extension format is shown in Figure 3-1.




Figure 3-1. Operation Extension Format

Mode	μs	Numerical Code	Indexable
N	18	Specified by group number basic code plus 100000 ₈	X
I	24		X

OEA is the specified operation extension address. OEA is always even-numbered and is specified as follows in bits 18 to 21 of instructions:

bits	21	20	19	18	OEA Group
	0	0	0	1	1
	0	0	1	0	2
	0	0	1	1	3
	0	1	0	0	4
	0	1	0	1	5

Bits 22-27 specify the addresses (0 to 76)₈ for each group as follows:

Group	Addresses ₈
1	0200 to 0376
2	0400 to 0576
3	0600 to 0776
4	1000 to 1176
5	1200 to 1376

SECTION IV PROGRAMMING INTERRUPTS

GENERAL

A basic 340 program can be interrupted from up to 28 sources. The priority for each source is assigned and changed under program control; however, scanning for interrupt conditions is done automatically by the Interrupt Subsystem independent of the program being executed. Thus, a minimum of computer time and memory is involved in handling interrupts.

At the time an interrupt signal is recognized, the 340 automatically stores the next instruction address of the program in progress in a program re-entry table, and goes to the interrupt response address to pick up the first instruction of the response program. The response program takes the programmed interrupt response actions. When the response is finished, the interrupted program is resumed at the place the interrupt occurred. Therefore, no program has to be repeated due to an interrupt. This flexibility in handling interrupts comes through a versatile set of program instructions that allow the programmer to override interrupt requests, alter priority, and cancel interrupts. These instructions are described below.

INTERRUPT PRIORITY

The 340 Interrupt Subsystem is able to determine the priority of the program-in-progress and to remember up to 28 individual interrupts, reacting to each in the order of relative priority.

Priority is assigned both by the hardware and by the programmer. Hardware priority assignment is permanent, involving the physical arrangement of the interrupt input lines made before installation. The programmer priority assignment is variable and involves the bit configuration in special interrupt priority masking register, the M Register. There is one mask bit position for each interrupt line. An interrupt signal is accepted or rejected on the basis of a one or zero in the mask position associated with the interrupt line. For example, if the 4th highest priority interrupt occurred, the mask can be changed to block all lower priority interrupts from being recognized, yet retain the 3 higher interrupts. If a 1, 2, or 3 priority interrupt occurs before the 4th priority interrupt response is completed, the lower response is interrupted, the higher priority response executed, and then the lower priority response re-entered and completed.

Inhibiting interrupts is not restricted to blocking lower priority interrupts while higher priority responses are in progress. In addition, it is possible to do any of the following:

- Temporarily inhibit all interrupts from interfering with a critical program calculation.
- Block higher priority interrupts, while responding or checking out lower priority responses.
- Enable lower priority responses from higher priority response routines.
- Re-establish the higher-lower priority relationship between interrupts.

For example, when the interrupt system has all lines enabled and is interrupted from priority 20 line, the priority mask may be changed to keep lines 1, 2, 5, and 27 enabled. Since enabled interrupts can override the program in progress and thus have a higher priority, thus, line 27 now has higher priority than line 20 and can override the line 20 response.

To provide the priority assignment function, two special registers are used with the interrupt system. These are the M Register (priority masking register) and the Q Register (the type-2 interrupt holding register).

Note that a type-1 interrupt is a continuous interrupt signal generated when a normally false line goes true. The line remains true until some action resets it false. A type-2 interrupt is a short duration interrupt signal generated when a line momentarily goes true and then false. True signals must remain true for at least 12 microseconds.

M REGISTER

The M Register controls priority by masking the interrupt lines, allowing those unmasked to cause program interrupts. Each type-1 and -2 interrupt line requires a corresponding M Register bit. Program control over interrupts is established by loading 1's and 0's into the M Register. A 1 bit enables the associated interrupt lines to cause a program interrupt. A 0 bit inhibits the interrupt signal from causing an interrupt. Thus, interrupt

priority may be controlled by changing the M Register bit configuration. The M Register is set and reset under program control using the special instructions outlined below. The basic M Register is 28 bits in length.

Q REGISTER

The 340 Interrupt Subsystem scans the type-1 interrupt lines directly because these interrupt signals are continuous. However, type-2 interrupt signals are momentary, and must be "held" in order to be scanned. A special buffer register, the Q Register, is used to record, or remember, type-2 interrupt signals. Each type-2 interrupt has one Q Register bit position which is automatically set to 1 when an interrupt signal occurs on its line. During the scanning, the Q Register bits are examined, in their proper priority sequence, along with the type-1 lines. The basic minimum 10-bit Q Register may be extended to a 28-bit Q Register.

When a type-2 interrupt signal sets a bit in the Q Register and its respective response routine is entered, that bit in the Q Register must be reset to 0 by the response routine. This may be accomplished with one of the instructions described below.

Because bits 4-7 of Q are always reserved for special memory extension control, the maximum number of type-2 interrupts allowed is 24.

The Q Register is discussed in terms of groups of bits; however, a flexible system of patch-panel wiring permits the Q bits to be discontinuously intermixed with the type-1 interrupt lines in any desired combination. The exact arrangement is determined by the particular installation.

PROGRAM RE-ENTRY ADDRESS

A continuous block of 56 core words is reserved for the interrupt system. 28 of these words are used for recording the next program instruction address (re-entry address) and the other 28 words are used for the first word of the interrupt response routine (the response address). These two groups of core words are interlaced such that each interrupt line has an associated "pair" of core addresses, starting with core address 37400. Core address 37400 holds the program next instruction address after the computer has been interrupted by interrupt line No. 1, and core address 37401 contains the first instruction of the associated interrupt response routine for line No. 1. Refer to Table 4-1.

After completing an interrupt routine, the computer must return to the program that was interrupted. The next instruction address of the program that was being executed when the interrupt occurred was automatically merged with a JUMP operation code, then stored in the first of the "pair" of addresses associated with the interrupt line. Thus, to exit from an interrupt routine, the response program goes to this re-entry address and program control jumps back to the interrupted program.

Example: To re-enter the program that was in progress when interrupt line number 25 went true the programmer uses a jump to the instruction in core address 37450.

INTERRUPT RESPONSE ADDRESS

Each interrupt line also has a unique response address assigned by the 340 Interrupt Subsystem. When an interrupt occurs, the computer automatically stores the next program instruction address in the assigned re-entry address, then transfers to the first address of the associated interrupt response routine which is stored in the second core location of the pair.

Example: When interrupt line No. 25 goes true, the computer stores the program next instruction address in core address 37450 and automatically takes its next instruction from core address 37451. Thus the programmer places a transfer instruction in memory location 37451 to begin the interrupt response routine that is appropriate for an interrupt on Line No. 25. Refer again to Table 4-1.

TIMING

The timing considerations for the Interrupt Subsystem may be divided into two parts; the time required to scan the interrupt lines, and the time required to begin the response to interrupt once it is recognized. Scanning is done in 18 μ seconds for the interrupt system. The time to respond to the interrupt signal depends on how long it takes to complete the instruction in progress.

INTERRUPT SYSTEM CONFIGURATION

The basic 340 Interrupt System has 28 interrupt levels. A unique method of patch-panel wiring permits the type-1 and -2 interrupts to be intermixed in any convenient combination.

In all interrupt configurations, five of the basic interrupt lines are reserved for program control and system monitoring functions shown in Table 4-2. Table 4-3 lists other internal signals that may be used for interrupt sources. Each system uses these internal interrupts at the discretion of the system programmer.

Table 4-1. Interrupt Re-Entry and Response Addresses

Interrupt Line No.	Re-Entry Address	Response Address
1	37400	37401
2	02	03
3	04	05
4	06	07
5	10	11
6	12	13
7	14	15
10	16	17
11	20	21
12	22	23
13	24	25
14	26	27
15	30	31
16	32	33
17	34	35
20	36	37
21	40	41
22	42	43
23	44	45
24	46	47
25	50	51
26	52	53
27	54	55
30	56	57
31	60	61
32	62	63
33	64	65
34	37466	37467

Table 4-2. Reserved Interrupts

Interrupt Source	Type	Function
Elapsed Time	2	Signals run-down of elapsed time counter
End Drum-Core Transfer	2	Signals end of information transfer between drum and core
I/O Transfer Complete	1	Computer/device information transfer completed
Drum Parity Error	1	Signals odd-bit parity error in a drum word
Instruction Parity Error	1	Signals odd-bit parity error in a core word

Table 4-3. Other Interrupts

Interrupt Source	Type	Function
Operand Parity Error	1	Core parity error detected when accessing operand
I/O Access Parity Error	1	Core parity error detected when transferring data to Master I/O Controller.
Analog Input Out-of-Limits	2	Generated when analog input exceeds limits. This interrupt is required by the standard analog scan programs.
Contact Input Non-Comparison	2	Generated when contact input does not compare. This interrupt is not required by the standard contact scan programs.
Operator's Console Request	1	
Operator's Console Cancel	1	
Operator's Console Unassigned	1	For optional use in system program.
Operator's Console Unassigned	1	
Operator's Console Connect Outputs	1	
Operator's Console Freeze Outputs	1	
Card Punch Alarm	1	Equipment malfunction.

Interrupt Source	Type	Function
Card Reader Alarm	1	Equipment malfunction.
Paper Tape Punch, Low Paper	1	Signals low paper level.
Paper Tape Reader, Parity Error	1	Signals parity error on tape.
Once-A-Second Pulse (64/60)	2	Not used in standard programming system.

SECTION V

PROGRAMMING DRUM-CORE TRANSFER OPERATIONS

GENERAL

In addition to the high-speed core main memory, auxiliary magnetic drum memory for bulk storage may be added to the basic 340 Computer. Maximum drum storage capacity is 98,304 28-bit words.

DRUM MEMORY ADDRESSING

The drum is divided into basic units called tracks. Each track is in turn divided into 128 or 256 sectors. By assigning each track a unique identification number, and numbering the sectors within a track, any word in the memory may be referenced by giving its track and sector number address. In referring to memory addresses it is customary to list the track first followed by the sector. Thus the memory address 57-132 identifies track 57, sector 132. Drum memory addressing is illustrated in Figure 5-1.

DRUM PROTECTION

The Memory Subsystem includes a memory protect feature that assures that a program on the drum is not accidentally overwritten by either a programmer error or hardware malfunction. This protect feature provides a set of up to 16 manually controlled toggle switches for selecting writeable and non-writeable areas of memory. Although the protect feature disables the write circuits of the "guarded" (non-writeable) areas of memory, the respective read circuits are not affected and information may still be read from these sections of memory. The number of toggle switches active in controlling memory write circuits varies with the size of the memory involved. Each switch controls 16 tracks.

DRUM-CORE INFORMATION TRANSFER OPERATIONS

Information transfers between core and drum memory occurs in parallel with program execution. Program intervention is required only to set up and initiate the next information transfer. Access to the core memory is shared between the drum memory subsystem, the Master I/O Control and Interrupt Unit, and the Central Processor on a priority basis. Approximately 4 percent of core

access time is used by the drum memory subsystem during drum-core transfers.

Drum-core transfers operate in various modes under program control providing a great deal of flexibility and versatility. The Modes are:

- A. Variable - Provides the transfer of a variable length block of words, either to or from the drum. The block may be of any length from one word to 16,384 words and transfer may start at any drum or core location. An average of 8.5 ms drum access time (max. 17 ms) can be expected at the initiation of the transfer.
- B. Immediate - This transfer begins immediately and does not wait for drum latency time. The block must consist of one or more complete tracks (drum) of words. The block specified must start at sector zero of a drum track and the starting core address must contain zeros in the least significant seven bits. There is a one-to-one correspondence between the last seven bits of the address of core and of drum as each word is transferred.
- C. Relative - This transfer provides an automatic operand address modification during transfer. The contents of the G Register is used to increment the operand address of those words which contain a relative modifier bit in position 15 during transfer from drum to core and core to drum, respectively. This mode is normally used for transferring instructions which were originally written to operate in one section of core such that they can operate, with correct operand addressing, in another. Data is normally transferred in the non-relative mode.
- D. Parity Error Stop - The parity error stop mode allows the program to specify whether to stop the transfer when a parity error is detected or to finish the transfer. In either case, the Parity Error Indicator is turned on.

DRUM-CORE TRANSFER COMPLETE SIGNAL

A short 12 microsecond pulse is generated in drum memory circuits upon completion of a drum transfer. This signal is normally used to generate a type 2 program interrupt and is connected to a position of the Q Register. The response routine will normally reset the bit position in Q and initiate the next drum-core transfer; and then return to the interrupted program.




Figure 5-1. Drum Memory Organization

DRUM-CORE TRANSFER INSTRUCTIONS

START DRUM-TO-CORE TRANSFER

SDC

Information is transferred from drum to core as specified by bits 23-26 of the instruction. The OPF of the instruction specifies the address of the first of two or three consecutive core cells which contain the following information.

Mode	μs	Numerical Code
N	18-24	000300
I	24-30	100300

EOA	28	15	14	1	Mode	μs
	NUMBER OF WORDS TO BE TRANSFERRED		STARTING CORE ADDRESS		N	18
(EOA + 1)	28	18	17	1	I	24
	NOT USED		STARTING DRUM ADDRESS			
(EOA + 2)	28	15	14	1	N	24
	NOT USED		RELATIVE ADDRESS MODIFIER TO BE STORED IN (G)		I	30

Those bits marked as "not used" may be used by the programmer to store other information. (EOA + 2) relative transfer information need to be set up only when the relative type of transfer is specified.

Bits 23-26 contain the following information:

Bit	Use if a one bit
23	RELATIVIZED, use (G)
24	IMMEDIATE
25	STOP ON PARITY
26	LOAD G with (EOA + 2)

NIA = CIA + 1.

SCD

START CORE-TO-DRUM TRANSFER.

This operation is the same as SDC, with the exception that information is being transferred from core to drum. All modes and modifier bits are as previously described.

NIA = CIA + 1.

Mode	μ s	Numerical Mode
N	18-24	040300
I	24-30	140300

HDT

HALT DRUM TRANSFER

The drum-to-core or core-to-drum transfer is stopped by this operation. Bits 23 through 26 of the instruction define the type of transfer operation being stopped as previously described. The OPF contains the address of the first of 2 or 3 consecutive core locations which will contain the following information after execution of HDT:

EOA	28	15	14	1	N	18
	NUMBER OF WORDS YET TO BE TRANSFERRED		CORE ADDRESS OF LAST WORD TRANSFERRED +1			
EOA +1	28	18	17	1	I	24
	CLEARED TO 0		DRUM ADDRESS OF LAST WORD TRANSFERRED +1			
EOA +2	28	15	14	1	N	24
	CLEARED TO 0		RELATIVE ADDRESS STORED IN (G)			
					I	30

These words are stored, in proper format for re-starting. A drum-core transfer-complete signal is generated by this instruction.

The Halt Mode transfer operation can be used to interpose a higher priority drum/core transfer while a transfer is in operation. At the end of the higher priority transfer, the computer is interrupted. A single instruction then initiates the resumption of the previous transfer by referring to the location where the data required to continue the transfer has been stored.

NIA = CIA + 1.

SECTION VI

PROGRAMMING INPUT-OUTPUT OPERATIONS

PRINCIPLE OF OPERATION

The 340 input/output design allows blocks of information to be transferred automatically between core memory and the input/output device. The Master I/O Controller buffers all peripheral devices, thus driving them all at maximum speed. Core memory accesses are shared by the Master I/O Controller and the rest of the computer. Thus programs run concurrently with input/output operations. The program need only initiate the transfer and the input/output system completes the transfer automatically. Direct contact input is also provided allowing programs to react quickly to emergency conditions.

MASTER I/O CONTROL AND INTERRUPT UNIT

The Master I/O Control and Interrupt Unit contains circuits for the processing of input, output, and priority interrupt operations. How it functions in the Interrupt Subsystem is described in Section IV.

The Master I/O Control and Interrupt Unit can control up to 128 input/output devices through their respective control units. The program activates a specific I/O function or device with a single ENABLE instruction and a setup of the proper boundary conditions. Beyond this, the Master I/O takes over and completes the input or output operation automatically at the maximum speed of the function or device. The Master I/O drives many input/output functions or devices at their maximum rates by interleaving their operations. (See Figure 6-18.)

The lower 7 bits of each ENABLE instruction define the I/O function or device to be enabled. These 7 bits also define a dedicated location in core memory assigned to the function or device. In this location a control word of two 14-bit fields is stored. The upper field contains n, the number of words of data to be transferred, and the lower field contains the first address of a sequential block of addresses which contain the data to be transferred.

The speed of operation of the Master I/O is governed by a fast counter with a 478 kc/s stepping rate. This counter steps through all possible states of all input/output functions and devices at 2 μ seconds per step to determine if (1) the pro-

gram has enabled a function or device, (2) the table specified for the function or device has not been exhausted, and (3) the function or device control unit is ready to accept more information. When these three conditions are obtained, a specific device is known to be "ready." The Central Processor is then signalled, and within 6 μ seconds the contents of the Central Processor registers and the action of the fast counter are "frozen" while three direct memory accesses take place:

- The control word in the dedicated location for this device is transferred to the J Register in the Master I/O controller.
- Using the address in the lower half of the J Register, one word of data is transferred between the buffer register in the device control unit and the table in core memory.
- The contents of the J Register are transferred back to the dedicated location. During the transfer the data block is decremented by one and the data word address is incremented by one. This operation updates the control word for the next operation.

The fast counter then continues testing each successive I/O function or device for a ready signal. As the counter reaches successive ready signals, it performs the three direct accesses described above for that device. The counter continues testing all I/O devices sequentially for ready signals. The counter may pass any one enabled device several times before it is again in a ready state. This is due to the relatively slow speed of I/O devices compared to the fast scanning speed of the counter.

The Master I/O Controller continues this scanning operation on any enabled device until the last data word is transferred. The device is automatically disabled and direct memory accessing stops.

I/O END-OF-TABLE OPERATIONS

An I/O transfer-complete flip-flop is set when an enabled device completes its operation. This flip-flop causes an automatic program interrupt. At the same time the enable code for the device is automatically stored in dedicated core memory location 374728. These enable codes are shown

in Table 6-1. The interrupt response program for this condition typically performs at least these functions:

- (a) Examine location 37472g to see which device is finished.
- (b) Reset the I/O end-of-table flip-flop using a RESET instruction with bit 5 a one, and reset inhibit-interrupt flip-flops with a one in bit 6.
- (c) Initiate the transfer of the next block of data for this device if required.

Other devices which are finished remain enabled until the computer has processed the previous end-of-table interrupt, at which time the next finished device causes an interrupt. This procedure continues automatically until all finished devices are recognized and processed.

Table 6-1. Typical Function and Device Codes

Code (Octal)	Function or Device
000	Contact Input, Compare and Store Contents of Input Lines
001	Contact Input, Compare Only
002	Contact Input, Store Contents of Input Lines Only
003	Not Available
004	Multiple Contact Output
005	Not Available
006	Not Available
007	Analog, Limit Scan and Store Data
010	Analog, Limit Scan
011	Analog, Store Data
012	Not Available
013	Not Available
014	Output Typewriter No. 1
015	Output Typewriter No. 2
016	Keyboard No. 1
017	Card Reader
020	Paper Tape Reader
021	Unassigned
022	Line Printer (Status)
023	Unassigned
024	Teletype Input
025	Unassigned
026	Teletype Printer
027	Card Punch
030	Paper Tape Punch
031	Line Printer (Output)

032	Unassigned
033	Unassigned
034	Unassigned
035	Unassigned
036	Unassigned
037	Unassigned
040	Unassigned
041	Unassigned
042	Not Available
043	Unassigned
044	Unassigned
through 177	

CONTROL WORD FORMAT

The control word format for dedicated core memory location for input/output devices is shown in Figure 6-1.




Figure 6-1. I/O Device Control Word Format

The control word indicates to the Master I/O Controller where the data is located in core memory and how many words are contained in the table to be transferred. Table 6-2 shows the assigned dedicated locations for standard I/O equipment.

Table 6-2.

Dedicated Control Word Location	Input/Output Device
37200	Contact Input Group Selection Table
37201	Contact Input Compare Table
37202	Contact Input Data Storage Table
37203	Not Available
37204	Multiple Contact Output Group Selection Table
37205	Multiple Contact Output Data Table
37206	Direct Contact Output Set or Reset
37207	Analog Input Selection Table
37210	Analog High-Low Limit Table
37211	Analog Input Data Storage Table
37212	Time of Day Counter
37213	Elapsed Time Counter
37214	Output Typewriter No. 1
37215	Output Typewriter No. 2
37216	Keyboard No. 1
37217	Card Reader
37220	Paper Tape Reader
37221	Unassigned
37222	Line Printer (Status)
37223	Unassigned
37224	Teletype Input
37225	Unassigned
37226	Teletype Printer
37227	Card Punch
37230	Paper Tape Punch
37231	Line Printer (Output)
37232	Unassigned
37233	Unassigned
37234	Unassigned
37235	Unassigned
37236	Unassigned
37237	Unassigned
37240	Unassigned
37241	Unassigned
37242	Not Available
37243	Unassigned
37244	Unassigned
through 37377	

INPUT-OUTPUT INSTRUCTIONS

All input/output operations except Direct Contact Input are controlled by the ENABLE and DISABLE instructions. The enable codes for all input/output devices are shown in Table 6-1.

ENA

ENABLE			
Mode	μs	Numerical Code	
N	12	040600	

The device specified in the operand field of this instruction is enabled. OPF bits 1 through 7 define the device, bit 9 controls the mode of operation of those devices having a dual mode capability. Bit 10 controls the on-off status of the motor in the device, with a one indicating that the motor is to be turned on, and a zero indicating that the motor is to be left in its previous state.

Each device must be enabled before any communication to or from core memory can occur. The control word in the dedicated location in core memory and any tables associated with the data transfer must be established before enabling any device. Any or all devices may be enabled at any given time.

NIA = CIA + 1.




Figure 6-2. Device Enable Instruction Word Format

DIS

DISABLE			
Mode	μs	Numerical Code	
N	12	060600	

The device or function specified by bits 1-7 of OPF is disabled. If bit 10 of OPF is a one, the device motor is turned off.

Any device may be Disabled at any time except the analog input device, which cannot be disabled. It is not necessary to use this instruction each time a device has finished transferring data, since the Master I/O Controller automatically disables the device at that time. If the device has a motor which must be turned off, however, the program must execute a disable instruction with bit 10 set to a one.




Figure 6-3. Device Disable Instruction Word Format

DIRECT CONTACT INPUT

CIN

The group of contact closure input lines, as specified in (OPF) bits 1-7, is loaded into the A Register.

By use of this instruction, the contents of a specified group of 28 contact input lines is placed directly into the A Register. This instruction enables the programmer to gain immediate access to the data in a group of contact inputs in the A Register without having to rely on securing the data from core memory via the ENABLING operation. Emergency situations may require this treatment. The Contact Input Control Unit need not be ENABLED prior to this instruction. The contacts of the input lines may be masked by the B Register while being transferred into the A Register.

NIA = CIA = 1.

Mode	μs	Numerical Code	Maskable
N	18	041600	X

Note: If specified, the input lines are masked by (B) prior to storage in (A).




Figure 6-4. Direct Contact Input Instruction Word Format

PROGRAMMING CONTACT INPUTS

A. DESCRIPTION

The basic 340 Contact Input Subsystem is capable of accepting 1,792 contact inputs. The system enables the program to initiate contact input comparisons and/or data storing. Once the proper parameters have been established and the desired mode of operation Enabled, the Master I/O unit automatically processes the contact inputs. The comparison and/or storing operation continues until either a noncomparison or end-of-table condition occurs. The noncomparison interrupt condition occurs when the selected input group fails to compare with the specified comparison word in core memory. At that time all modes of operation in the Contact Input Control Unit are disabled. If the input storing mode is active, the group that did not compare will not be stored. The result of the attempted comparison is stored in location 37470g with the group number stored in location 37471g.

B. MODES OF OPERATION

The 340 Contact Input Subsystem has three modes of operation:

1. Enable Code 000 initiates the compare and store mode of operation.
2. Enable Code 001 initiates the compare only mode.
3. Enable Code 002 initiates the data storing mode.

Three dedicated control word locations, 37200g, 37201g, and 37202g, contain the location of the Group Selection Table, the Comparison Table, and the Contact Input Data Table respectively. If bit 28 in control word location 37200g is a one, the first contact group will be read n times. The words in the Group Selection Table contain the

group address in bits 1-7. The words in the Comparison Table contain the 28 bits to be compared with the contact input data. The words in the Contact Input Data Table contain the status of the contacts after the completion of the Contact Input Operation. These dedicated locations and tables must be set up properly before the program enables the contact input operation.

C. TIMING

The computer time required to process each group of contacts is:

1. Compare and Store Mode : 66 microseconds
2. Compare only Mode : 42 microseconds
3. Store only Mode : 42 microseconds

The elapsed time between processing each group depends on how many other input/output devices are being controlled by the Master I/O Control Unit. For example, assume that there are a total of 10 other devices and all are disabled at this time. The elapsed time would then be 20 microseconds between groups. The percentage of computer time required during Contact Input Operation would be: 76 percent for Compare and Store Mode, 44 percent for Compare Only Mode, and 44 percent for Store Only Mode. The large percentage is due to the fact that contact inputs operate at computer speeds with solid state circuitry employed for the selection. Contact input operations are not continuous, but rather happen in spurts at the beginning of some programmed time interval. For instance, a typical system may scan a group of 112 contact inputs at the beginning of every 1 second period and therefore use effectively 0.03 percent of the computer's time.

PROGRAMMING MULTIPLE CONTACT OUTPUTS

A. DESCRIPTION

The 340 Multiple Contact Output Subsystem has the capability of 1,792 multiple contact output lines, in groups of 28 contacts per group. These output contacts can be used for many purposes, one of which is for driving resistance-divider circuits used to generate analog voltage outputs. The location of the Output Group Selection Table is specified in dedicated location 37204g and the location of the Output Data Table is specified in dedicated location 37205g. Once these parameters have been specified, the Multiple Contact Output Subsystem is enabled with code 004g. The Master I/O Control Unit then processes the outputs in sequence from these tables. The rate of output is governed by the individual length of the pulse specified for each group output. The word format for the Output Group Selection table is shown in Figure 6-5.




Figure 6-5. Multiple Contact Output Group Selection Table Word

The 28 bits of each word in the Output Data Table specify the desired status of the 28 contacts in the group. A one bit corresponds to a closed contact and a zero corresponds to an open contact. In the case of latching relays, 1's set the relay. In the case of momentary relays, 1's pulse the relay and 0's have no effect.

B. TIMING

The computer time required for each output operation is 36 microseconds and the elapsed time between operations is dependent on the individual pulse durations. Typically 0.90 percent of the computer's time is required for 100 VA relays, and 0.30 percent for 250 VA relays.

PROGRAMMING ANALOG INPUTS

A. DESCRIPTION

The Analog Control Unit controls the actions of high and low speed analog input multiplexers and an Analog-to-Digital Converter. This control unit

also can control optional high speed analog output channels. Normal analog outputs are implemented by means of the multiple contact outputs.

The Analog Control Unit allows the programmer to direct the inputting, high speed outputting, and processing of analog data in three different ways, each way defined by separate input/output function codes. These three analog functions are defined by function codes 007g, and 010g, and 011g. By Enabling the first function, the programmer can perform input selection, limit scanning, and data storage. The second function performs input selection and limit scanning only, and the third function performs input selection and data storage only. Only one function should be enabled at a time. If two or more functions are enabled, the control unit will perform the operation defined by the last function address given.

Once a particular analog function is Enabled, the computer loads in the assigned function response address for one or two control words, one of which gives the starting address of a block of analog input selection words, the number of words in the block (or the number of samples to be taken of a given input), and an indication of whether repeated sampling of a single input is required. The format of analog input selection words enables the programmer to specify; (1) mode selection, (2) input/output addressing, and (3) input signal conditioning. This format is shown in Figure 6-6.




Figure 6-6. Analog Input Selection Word Format

1. Mode Selection

The Analog Control Unit provides the interface between the Master I/O Control Unit and the following analog devices:

- A normal speed (≤ 100 points/second) input multiplexer (mercury relays) and digitizer which accepts high or low level input signals.
- Optional high speed ($\leq 8,000$ points/second) input multiplexer (solid state) and digitizer which accepts high or low level signals.
- Optional high speed ($\leq 8,000$ points/second) analog output channels.

Mode selection is controlled by the mode indicator bits in the input/output selection word. An input mode change is effective for the word in which the information appears. An input/output change takes a time period equal to the current operating mode.

Indicator bits specify:

- Bit 28 0 = Inputs
 1 = Outputs
- Bit 27 0 = No Priority
 1 = Priority
- Bit 26 0 = Lo Speed Input
 1 = Hi Speed Input
- Bit 25 0 = No Mode Change
 1 = Mode Change

Bit 26 selects the high speed or low speed multiplexer.

If bit 27 is a ONE, the analog control unit inhibits inputting or outputting from all other peripheral devices. This mode ensures that data transfer between the Master I/O and analog unit can occur at the maximum rate (8,000 points/second). If the high speed mode without priority is selected, maximum data rate is limited by the time interlace of any other I/O device communicating with the Master I/O Control Unit.

If Bit 28 is a ONE the control unit can communicate with optional high speed digital to analog output channels. Again maximum data rate can only be realized on a priority basis.

Bit 25 is a "strobe." Information in bits 26-28 will only take effect when bit 25 is a ONE. This bit allows the programmer to make mode selection once and then ignore mode selection on following analog input operations until a mode change is desired, at which time bit 25 must be a ONE.

2. Input/Output Addressing

The Analog Control Unit can provide random access to:

- 2,048 analog inputs sampled at speeds up to 100 points/second.
- 2,048 analog inputs sampled at speeds up to 8,000 points/second.
- 2,048 analog outputs which can be updated at a rate of 8,000 points/second.

If a specific system has both high and low speed input multiplexing capability, the analog control unit can provide random access to a total of 4,096 analog inputs, 2,048 at high speed and 2,048 at low speed. The maximum sampling or updating rate is 8,000 points/second. If high speed inputs and outputs are interlaced, maximum inputting and outputting rates are 4,000 points/second each.

The selection of analog inputs and outputs can be effected by the Analog Control Unit in blocks of up to 2,048 addresses.

For those systems utilizing the optional high speed analog output capability, the format of the high speed output selection/data word is shown in Figure 6-7.




Figure 6-7. High Speed Analog Output Word Format

3. Input Signal Conditioning

Bits 12 through 17 of the analog input selection word control input signal conditioning. Bit 12 controls the selection of a second (redundant) amplifier which can be provided as an option. If bit 12 is a ZERO, the normal amplifier is used. If bit 12 is a ONE, the redundant amplifier is used.

Bits 14 and 15 control the conditioning of input signals with respect to noise rejection. At the normal inputting speed of 100 points/second, noise rejection is provided by amplifier band pass and input filtering. This level of conditioning is indicated by ZEROS in bits 14 and 15 (period code 00). Two other period codes are available, 01 and 10, to specify the use of time integral noise rejection techniques in the control unit. The use of period code 01 results in an inputting speed of 50 points/second; period code 10 results in an inputting speed of 35 points/second.

Bits 16 and 17 control the gain of the amplifier as follows:

GAIN CODE (bits 17 and 16)	AMPLIFIER GAIN
00	50
01	200
10	500
11	1000

If bit 13 is a ZERO, the normal amplifier is used. If bit 13 is a ONE, an optional buffer amplifier is used in addition to the normal amplifier. The latter configuration produces an overall gain of less than 50. The gain can be specified to satisfy the system requirements.

Depending on the analog functions desired, the programmer must specify two or three of the following control words before Enabling the function: (1) input selection control word, (2) high-low limit table control word, (3) data storage table control word. The formats (Figure 6-8) of these control words and their addresses are specified below.

Also before Enabling an analog input function, the programmer must specify and/or fill two or three of the following tables in core memory: (1) analog input selection table, (2) analog high-low limit table, (3) analog input data storage table. The format of the words in the analog input selection table is illustrated above. The analog high-low limit table contains a table of high and low limits against which each input is compared. Each word of this table has a high limit in bit positions 16 through 28, and a low limit in bit positions 2 through 14. Bit 1 and 15 are indicator bits through which the program can control the meaning of the analog high/low limit interrupt. If bit 1 is a ZERO, an interrupt occurs if the input is not within the low limit, but if bit 1 is a ONE, the interrupt will occur if the input is within the low limit. Bit 15 exercises the same control for the high limit condition.

The analog input data storage table contains a block of unused words into which analog inputs will be stored, if storage is desired. Data is stored twice in the same word, in bits 2 through 14 and 16 through 28. The sign is in bits 14 and 28. Bits 1 and 15 are ZERO.




Figure 6-8. Analog Hi-Lo Limit and Input Data Word Format

An analog input which makes a limit transition either out of or back into limits initiates the following sequence of events:

- If the limit check shows the input to be out of limits, the Analog Limit Interrupt is set.
- The value of the input is stored in the analog input data storage table.
- All Enable Flip-flops are reset, inhibiting any further inputting of data in the analog subsystem.

It is not possible to directly disable the analog input functions by means of a DISABLE operation. In an emergency situation, however, the programmer can load a number into the analog input function control word such that n in the control word is equal to ZERO.

A second enable following a 007g enable has no effect. However, a second enable which requests data storage following a 010g enable will cause the data storage function to be performed. Similarly, a second enable which requests limit scan following a 011g enable will cause the limit scan function to be performed.

B. MODES OF OPERATION

The 340 Analog Input Subsystem has three modes of operation: (1) Enable code 007 initiates a limit scan and store data mode, (2) Enable code 010 initiates a limit scan mode only, (3) and Enable code 011 initiates a store data mode only. Three dedicated control word locations, 37207g, 37210g, and 37211g, specify the location of the analog input selection table, the analog high-low limit table, and the analog input data table respectively. If bit 28 in location 37207g is a one, the first analog input will be sampled n times. If the bit 28 in location 37211g is a one, the analog input data readings will be stored on top of each other in the first word in the analog input data table. The formats for the words in the analog input selection table, analog high-low limit table, and analog input data storage table are shown above. These dedicated locations and tables must be set up properly before one of the three analog input modes is enabled.

C. TIMING

The computer time required for limit scan and store data mode is 66 microseconds, for limit scan mode is 42 microseconds, and for store data mode is 42 microseconds per analog input. The elapsed time between inputs is 10 milliseconds at 100 points per second scan rate. The percentage of computer time required for analog input operations are: 0.6 percent for limit scan and store data mode, 0.4 percent for limit scan only, and 0.4 percent for store data only.

PROGRAMMING ANALOG OUTPUTS

Analog outputs for 340 systems are implemented using the Multiple Contact Output Subsystem. Both resistance-divider circuits and set point stations are controlled using contact outputs from the computer. See paragraphs above for the details of programming Multiple Contact Outputs.

PROGRAMMING THE INPUT KEYBOARD

A. DESCRIPTION

The Model 34-417 Input Keyboard is "locked" as long as its control unit is Disabled. When the program Enables the Keyboard Control Unit the Keyboard becomes "unlocked." The operator can then enter data. A typical sequence follows:

- Program will set up the Keyboard control word with $n = 1$.
- Program Enables Keyboard Control Unit.
- Operator presses a key and the Keyboard is locked at this point.
- The Master I/O Control Unit stores the six-bit character into the first location of the input-data table.
- The Master I/O Control Unit now interrupts the computer with the I/O End-of-Table interrupt, and disables the Keyboard Control Unit.
- The program recognizes the character code as being the start of a data-input sequence.
- The program sets up the Keyboard control word with $n = 6$.
- The program Enables the Keyboard Control Unit.
- The operator can now enter the data in blocks of six characters. The programmer may wish to print out each character or blocks of characters as they are entered.

Keyboard codes are shown in Appendix A.

B. OPERATION

The dedicated locations for the control words associated with Input Keyboard No. 1 and 2 are locations 37216g and 37221g. These locations must be set up prior to enabling either keyboard. The Enable codes are 016 and 021 for keyboard 1 and 2 respectively. A table of n locations must be reserved for keyboard input data and has the format shown in Figure 6-9.




Figure 6-9. Keyboard Data Word Format

PROGRAMMING THE OUTPUT WRITERS

A. DESCRIPTION

Each Output Writer Control Unit controls two Output Writers. Output Writer 1 has priority over 2. This means that if both 1 and 2 are enabled, 1 will finish printing and be automatically disabled before 2 can print.

B. OPERATION

The dedicated control word location must be set up prior to enabling an Output Writer. The control word locations and enable codes for the standard Output Writers are shown below:

Output Writer	Control Word Location	Enable Code
1	37214	014
2	37215	015

Once these parameters are specified, the Master I/O Control Unit transfers the contents of each word in the output data table to the appropriate Output Writer Control Unit. Typing takes place at the maximum rate of 10 characters per second. The two possible formats for the output data table are shown in Figure 6-10.




Figure 6-10. Packed/Unpacked Output Writer Data Word Formats

C. TIMING

The computer time required per operation is 18 microseconds and the elapsed time between outputs is 100 milliseconds or 400 milliseconds depending on whether the data is packed or unpacked. The percentage of computer time required is 0.0045 percent for packed data and 0.018 percent for unpacked data.

PROGRAMMING THE PAPER TAPE READER

A. DESCRIPTION

The Model 34-410 Paper Tape Reader reads at a maximum rate of 300 characters per second. When the tape is placed in the reader, the tape automatically runs up to and stops on the first character. No allowance must therefore be made for leader on the tape. Parity is checked on each character and an indication bit is stored in the data table with the character.

B. OPERATION

Dedicated control word location 37220g must be set up before the enable code of 020 is given by the program. Once these parameters have been specified, the Master I/O Control Unit processes characters from the reader at the maximum rate until n becomes zero. The tape then stops, and an I/O end-of-table interrupt is generated. A table of n locations must be set aside for input data and in the format shown in Figure 6-11.




Figure 6-11. Paper Tape Reader Data Word Format

C. TIMING

The computer time required for each input is 18 microseconds with 3 milliseconds between each input. This means 0.6 percent of the computer's time is required while reading tape.

PROGRAMMING THE PAPER TAPE PUNCH

A. DESCRIPTION

The Model 34-412 Paper Tape Punch punches at a maximum rate of 110 characters per second. An odd parity bit is generated and punched with each character in position number 7 on the tape. A

low-paper alarm line is available at the interface for use as an interrupt or contact input to the system program.

B. OPERATION

The dedicated control word location 37230g must be set up prior to the program giving an enable code of 030. Once these are specified, the Master I/O controller transfers data to the punch controller at the maximum rate. The format of the output data table is always unpacked and is shown in Figure 6-12.




Figure 6-12. Paper Tape Punch Data Word Format

C. TIMING

The computer time required for each output is 18 microseconds every 9.5 milliseconds. Thus the punch requires 0.19 percent of the computer's time during punching operations.

PROGRAMMING THE CARD READER

A. DESCRIPTION

The Model 34-402 Card Reader reads at a maximum rate of 200 cards per minute and will read under a binary or character format. A line is available at the interface for indicating such things as: out of cards, card jam, and stacker full. Translation codes are shown in Appendix B.

B. OPERATION

The dedicated control word location 37217g must be set up prior to giving the enable code of 017. Once the Card Reader Control Unit is enabled, the Card Reader begins to feed cards at a rate of 200 cards per minute. The first column of data is available to the Master I/O Control Unit approximately 84 milliseconds after the card begins to feed and subsequent data arrives 2.5 milliseconds apart. After the 80th column, 104 milliseconds elapses before the first column on the next card is available. This timing information is not important to the programmer since once the Card Reader Control Unit is enabled, the Master I/O Control Unit automatically transfers the data into the input data table until n becomes zero. At which time, an end-of-table interrupt is generated. The number n, which specifies the number of columns to be read, may be any number less than

81. However, the moving card cannot be stopped and if n becomes zero before column 80 is processed, the remaining columns are ignored. Bit 10 of the ENABLE instruction specifies the mode of reading and causes the formats shown in Figure 6-13.




Figure 6-13. Card Reader Word Formats

C. TIMING

The computer time required for each column is 18 microseconds, thus 1.44 milliseconds for 80 columns. The time between columns is 2.5 milliseconds and, between cards is 104 milliseconds. 300 milliseconds is required for each card. The percentage of computer time required during reading is 0.48 percent.

PROGRAMMING THE CARD PUNCH

A. DESCRIPTION

The Model 34-404 Card Punch punches at a rate of 100 cards per minute. Once the Card Punch Control Unit is enabled, the Master I/O Control Unit scans the output data table twelve times. Each time, the Card Punch Control Unit converts the column data to row data and causes one row to be punched on the card, a maximum of 80 bits. After the twelfth row has been punched, the computer receives a transfer-complete interrupt. The program must initiate the control word and output data table for the next card within 20 milliseconds to attain the rate of 100 cards per minute. It should be noted that it is not necessary to set up a complete card image (80 columns) when less than that are to be punched.

B. OPERATION

The dedicated control word location 37227g must be set up before enable code 027 is given by the program. The value for n is given from 1 to 40 as indicated by the format of the output data table shown in Figure 6-14.

C. TIMING

The computer time required for each card is 5.8 milliseconds; for each row, 486 microseconds; and the time between rows is 42 milliseconds. Each card requires 600 milliseconds with 20 milliseconds between cards. The percentage of computer time required during punching is 0.98 percent.




Figure 6-14. Card Punch Word Format

PROGRAMMING THE TELETYPE PRINTER

A. DESCRIPTION

Four Model 34-408 Teletype Printers may be driven in series by one Printer Control Unit. The printers operate at 10 characters per second. The character codes and selection format are shown in Appendix C.

B. OPERATION

The dedicated control word location 37226g must be set up prior to giving an enable code of 026. Once these parameters and the output data table have been specified, the Master I/O Control Unit transfers the contents of the output data table sequentially to the Printer Control Unit. The motor control bit is not used for this device. The format of the output data table is shown in Figure 6-15.




Figure 6-15. Teletype Printer Word Format

C. TIMING

The computer time required for each output operation is 18 microseconds every 400 milliseconds for packed data, and 100 milliseconds for unpacked data. Thus 0.0045 percent of computer time is required during output of packed data, and 0.018 percent for unpacked.

PROGRAMMING THE LINE PRINTER

A. DESCRIPTION

The Model 34-425 High-Speed Line Printer prints up to 120 characters per line at 300 lines per minute. Vertical line spacing is six per inch. Vertical formatting may be done using a punched paper tape loop or under program control.

The 64-character code set for the line printer is shown in Appendix D.

B. OPERATION

Two dedicated locations are required for line printer operation. 37222g is the Printer Status Control Word, and 37231g is the Line Printer Control Word.

1. Printer Status

Before enabling the printer, the program must determine the operating status of the printer. An Enable code of 022 stores the Printer Status Word in the address indicated by the Control Word 37222. The format of the Printer Status Word is shown in Figure 6-16. Note that a new print operation cannot be enabled unless bits 1-5 of the status word are zeros.




Figure 6-16. Printer Status Word Format

2. Printer Control

When it has been determined that the printer is operative (bits 1-5 are zeros), the program may enable the printer. The length and location of the output message (Printer Output Data Table) must be set up in dedicated location 37231 before the printer is enabled by a code of 031.

The first word of the Printer Output Data Table is a print control word; the subsequent words in the table contain characters to be printed, as shown in the table format in Figure 6-17. Note that the length specified in the Line Printer Control Word must be one more than the actual number of character words, to accommodate the print control word.




Figure 6-17. Printer Output Data Table Format

When bit 10 in the enable instruction is a ONE, the paper advance command in the print control word is interpreted; if bit 10 is a ZERO, the paper advance instructions are skipped.

Channel One on the punched paper tape format control loop must be punched for "top of form" only. This accommodates the "top of form" button on the printer.

C. TIMING

The computer time for each word transferred is 18 microseconds. The Line Printer Control Unit accepts one word each 60 microseconds; thus, for full line printing, 30 character words are transferred in 1800 microseconds to do the printing. Each full line of printing thus takes 201.8 milliseconds. Overall computer time required during continuous printing is 0.27 percent.

PROGRAMMING SPECIAL FUNCTIONS

A. TIME-OF-DAY COUNTER

1. Description

The Time-of-Day Counter control word location is used as a counter and is incremented each 16.67 milliseconds. The "ready" signal that causes the increase is synchronized with the 60 cycle AC line frequency. This core location can be treated by the programmer as any other core location. All 28 bits are used and the overflow indicator will not be SET when the last addition of one causes the count to initialize.

2. Specifications

Control-word address: 37212g.

3. Timing

Computer time required for each operation: 12 μseconds.

Time between operations: 16.67 milliseconds.

Percentage of computer time required for each count: 0.072 percent.

B. CORE TIMER

1. Description

This Timer uses one word of core memory. The core timer control word is decremented by one immediately after the Time of Day Counter is incremented. It uses the same 60 cycle "ready" signal. All 28 bits are used and when the subtraction occurs that causes the number in these bits to become ZERO, a type 2 interrupt is generated by the Master I/O Control Unit. Again, this core location can be treated by the programmer the same as any other core location.

2. Specifications

Control word address: 37213g.

3. Timing

Computer time required for each operation: 12 μseconds.

Time between operations: 16.67 milliseconds.

Percentage of computer time required for each count: 0.072 percent.




Figure 6-18. 340 Input-Output Operations


SECTION VII MAINTENANCE PANEL

MAINTENANCE PANEL

The Maintenance Panel (Figure 7-1) is located on the Central Processor cabinet. The panel contains the controls and indicators used by programming and maintenance personnel for off-line program checking and equipment maintenance. Functions that can be performed through the use of this panel include:

- A. Entering data into the computer.
- B. Off-line debugging of computer programs.
- C. Circuit troubleshooting and maintenance.
- D. Changing portions of the program.
- E. Stepping through programs by instructions, memory cycles, or clock time.
- F. Loading bootstrap program into core memory.
- G. Displaying the contents of all major registers during program execution in the step mode.

A Programming Panel, a system option, may be mounted on the Operator's Console to provide the same types of program-checking functions currently available with the Maintenance panel.



- 1 Neon indicators to display the contents of registers selected by REGISTER SELECTION switch 9
- 2 Neon indicators to display the operation code.
- 3 The ENTER LOADER button provides for transferring the first 32 words in drum to the first 32 core cells. These cells contain a bootstrap program using the panel switches to load additional information into core.
- 4 Switches to permit direct access to core memory in conjunction with the 14 CORE ADDRESS toggles and the 28 DATA toggles. The data word set up on the DATA toggles can be entered into the core address set up on the CORE ADDRESS toggles by setting the STORE-NON STORE switch to STORE, and pressing the CYCLE button. The contents of the core address specified by the CORE ADDRESS toggles is displayed on the neon indicators 1 if the STORE-NON STORE switch is in the NON-STORE position, the CYCLE button is pressed, and the REGISTER SELECTION switch is set to F.
- 5 Eight switches and buttons to control operation of the program. These switches provide for (a) stopping the computer program; (b) stepping through program by instruction, memory cycle, or clock time; (c) restarting computer at origin, at next instruction address, or auxiliary (emergency) origin; and (d) stepping through program from one Branch Unconditional instruction to the next. Provision is made to stop the computer when a core parity error is generated. The programmer can also set the address of an instruction at which he would like to stop on the CORE ADDRESS toggles. By operating the R=CAS

- switch, the program will run until the instruction address is the same as the setting of the CORE ADDRESS toggles, and then the program stops.
- 6 Three MEMORY CYCLE neon indicators and one switch are associated with the stepping mode described in 5 above. The MEMORY CYCLE indicators specify which memory cycle has just been completed. The INCREMENT "N" switch is a maintenance feature which allows repeated execution of the same instruction.
- 7 The two INTERRUPT switches permit continuous interruption of the computer, inhibition of all interrupts, or normal interrupt operation.
- 8 This section consists of four neon indicators to display the setting of PARITY ERROR detection flip-flops, two neon indicators which display the states of the O/F (Overflow) and CARRY flip-flops, and a PARITY RESET button which can set to zero all parity flip-flops.
- 9 The setting of the REGISTER SELECTION switch specifies the register to be displayed on neon indicators 1.

The 24 test points at the bottom of the panel -- labelled TIMING PERIODS, VOLTAGES, and SYNC -- are used only during maintenance procedures for monitoring hardware operation.

Note: The Maintenance Panel does not contain a "run" light; however, a run condition is indicated by a flickering of the MEMORY CYCLE indicators in item (6).

Figure 7-1. Maintenance Panel Controls and Indicators

APPENDIX A

OUTPUT WRITER AND INPUT KEYBOARD CODES

<u>Lower Case</u>	<u>Octal Code</u>	<u>Upper Case</u>	<u>Lower Case</u>	<u>Octal Code</u>
A	26	°(degree)	0	60
B	27	'	1	61
C	30	"	2	62
D	31	#	3	63
E	32	\$	4	64
F	33	%	5	65
G	34	¢	6	66
H	35	&	7	67
I	36	?	8	70
J	37	:	9	71
K	40	—	,	24
L	41	^	*	72
M	42	.	.	25
N	43	=	+	22
Ø	44	0	(74
P	45	/	-	23
Q	46		SPACE	20
R	47		C-RETURN	01
S	50		TAB	02
T	51		UPPER CASE	03
U	52		LOWER CASE	04
V	53		RED	05
W	54		BLACK	06
X	55	$\frac{1}{4}$	$\frac{1}{2}$	21
Y	56	X)	73
Z	57			

APPENDIX B
READER CARD CODE AND BCD 6-LEVEL
OUTPUT CODE TRANSLATION MODE

<u>BCD 6-LEVEL</u>	<u>CARD ZONE</u>	<u>CODE NUM</u>	<u>BCD 6-LEVEL</u>	<u>CARD ZONE</u>	<u>CODE NUM</u>
010000	-	-	111001	12	9
111011	12	8-3	101010	11	0
111100	12	8-4	100001	11	1
111101	12	8-5	100010	11	2
111110	12	8-6	100011	11	3
111111	12	8-7	10100	11	4
110000	12	-	100101	11	5
101011	11	8-3	100110	11	6
101100	11	8-4	100111	11	7
101101	11	8-5	101000	11	8
101110	11	8-6	101001	11	9
101111	11	8-7	011010	0	8-2
100000	11	-	010010	0	2
010001	0	1	010011	0	3
011011	0	8-3	010100	0	4
011100	0	8-4	010101	0	5
011101	0	8-5	010110	0	6
011110	0	8-6	010111	0	7
011111	0	8-7	011000	0	8
001011	-	8-3	011001	0	9
001100	-	8-4	001010	-	0
001101	-	8-5	000001	-	1
001110	-	8-6	000010	-	2
001111	-	8-7	000011	-	3
111010	12	0	000100	-	4
110001	12	1	000101	-	5
110010	12	2	000110	-	6
110011	12	3	000111	-	7
110100	12	4	001000	-	8
110101	12	5	001001	-	9
110110	12	6			
110111	12	7			
111000	12	8			
				All other codes	

APPENDIX C TELETYPE PRINTER CODES

<u>Code 8</u>	<u>Letters</u>	<u>Figures</u>	<u>Code 8</u>	<u>Letters</u>	<u>Figures</u>
03	A	-	27	Q	1
31	B	?	12	R	4
16	C	:	05	S	BELL
11	D	\$	20	T	5
01	E	3	07	U	7
15	F	!	36	V	;
32	G	&	23	W	2
24	H	#	35	X	/
06	I	8	25	Y	6
13	J	'	21	Z	"
17	K	(00	BLANK	
22	L)	37	LETTERS	
34	M	.	33	FIGURES	
14	N	,	04	SPACE	
30	O	9	10	CARRIAGE RETURN	
26	P	0	02	LINE FEED	

TELETYPE PRINTER SELECTION FORMATS

Turn all printers OFF: Figures, H
 Turn all printers ON: Figures, H, Letters, U, Letters
 Turn first printer ON: Figures, H, Letters, A, Letters
 Turn second printer ON: Figures, H, Letters, B, Letters
 Turn third printer ON: Figures, H, Letters, C, Letters
 Turn fourth printer ON: Figures, H, Letters, D, Letters

APPENDIX D LINE PRINTER COPIES

Binary Code	Char	Binary Code	Char
000 000	0	100 000	- (dash)
000 001	1	100 001	J
000 010	2	100 010	K
000 011	3	100 011	L
000 100	4	100 100	M
000 101	5	100 101	N
000 110	6	100 110	O
000 111	7	100 111	P
001 000	8	101 000	Q
001 001	9	101 001	R
001 010	+	101 010	+
001 011	=	101 011	\$
001 100	' (apostrophe)	101 100	*
001 101	:	101 101]
001 110	>	101 110	;
001 111	✓	101 111	@
010 000	+	110 000	(space)
010 001	A	110 001	/
010 010	B	110 010	S
010 011	C	110 011	T
010 100	D	110 100	U
010 101	E	110 101	V
010 110	F	110 110	W
010 111	G	110 111	X
011 000	H	111 000	Y
011 001	I	111 001	Z
011 010	?	111 010	%
011 011	. (period)	111 011	,
011 100)	111 100	(
011 101	[111 101	&
011 110	<	111 110	
011 111	#	111 111	"

APPENDIX E TABLE OF POWERS 2

2 ⁿ	n	2 ⁻ⁿ
1	0	1.0
2	1	0.5
4	2	0.25
8	3	0.125
16	4	0.062 5
32	5	0.031 25
64	6	0.015 625
128	7	0.007 812 5
256	8	0.003 906 25
512	9	0.001 953 125
1 024	10	0.000 976 562 5
2 048	11	0.000 488 281 25
4 096	12	0.000 244 140 625
8 192	13	0.000 122 070 312 5
16 384	14	0.000 061 035 156 25
32 768	15	0.000 030 517 578 125
65 536	16	0.000 015 258 789 062 5
131 072	17	0.000 007 629 394 531 25
262 144	18	0.000 003 814 697 265 625
524 288	19	0.000 001 907 348 632 812 5
1 048 576	20	0.000 000 953 674 316 406 25
2 097 152	21	0.000 000 476 837 158 203 125
4 194 304	22	0.000 000 238 418 579 101 562 5
8 388 608	23	0.000 000 119 209 289 550 781 25
16 777 216	24	0.000 000 059 604 644 775 390 625
33 554 432	25	0.000 000 029 802 322 387 695 312 5
67 108 864	26	0.000 000 014 901 161 193 847 656 25
134 217 728	27	0.000 000 007 450 580 596 923 828 125
268 435 456	28	0.000 000 003 725 290 298 461 914 062 5
536 870 912	29	0.000 000 001 862 645 149 230 957 031 25
1 073 741 824	30	0.000 000 000 931 322 574 615 478 515 625
2 147 483 648	31	0.000 000 000 465 661 287 307 739 257 812 5
4 294 967 296	32	0.000 000 000 232 830 643 653 869 628 906 25
8 589 934 592	33	0.000 000 000 116 415 321 826 934 814 453 125
17 179 869 184	34	0.000 000 000 058 207 660 913 467 407 226 562 5
34 359 738 368	35	0.000 000 000 029 103 830 456 733 703 613 281 25
68 719 476 736	36	0.000 000 000 014 551 915 228 366 851 806 640 625
137 438 953 472	37	0.000 000 000 007 275 957 614 183 425 903 320 312 5
274 877 906 944	38	0.000 000 000 003 637 978 807 091 712 951 660 156 25
549 755 813 888	39	0.000 000 000 001 818 989 403 545 856 475 830 078 125

4000 to 4777 (Octal) | 2048 to 2559 (Decimal)

Octal Decimal | 10000 - 4096 to 20000 - 8192 to 30000 - 12288 to 40000 - 16384 to 50000 - 20480 to 60000 - 24576 to 70000 - 28672

	0	1	2	3	4	5	6	7
4000	2048	2049	2050	2051	2052	2053	2054	2055
4010	2056	2057	2058	2059	2060	2061	2062	2063
4020	2064	2065	2066	2067	2068	2069	2070	2071
4030	2072	2073	2074	2075	2076	2077	2078	2079
4040	2080	2081	2082	2083	2084	2085	2086	2087
4050	2088	2089	2090	2091	2092	2093	2094	2095
4060	2096	2097	2098	2099	2100	2101	2102	2103
4070	2104	2105	2106	2107	2108	2109	2110	2111
4100	2112	2113	2114	2115	2116	2117	2118	2119
4110	2120	2121	2122	2123	2124	2125	2126	2127
4120	2128	2129	2130	2131	2132	2133	2134	2135
4130	2136	2137	2138	2139	2140	2141	2142	2143
4140	2144	2145	2146	2147	2148	2149	2150	2151
4150	2152	2153	2154	2155	2156	2157	2158	2159
4160	2160	2161	2162	2163	2164	2165	2166	2167
4170	2168	2169	2170	2171	2172	2173	2174	2175
4200	2176	2177	2178	2179	2180	2181	2182	2183
4210	2184	2185	2186	2187	2188	2189	2190	2191
4220	2192	2193	2194	2195	2196	2197	2198	2199
4230	2200	2201	2202	2203	2204	2205	2206	2207
4240	2208	2209	2210	2211	2212	2213	2214	2215
4250	2216	2217	2218	2219	2220	2221	2222	2223
4260	2224	2225	2226	2227	2228	2229	2230	2231
4270	2232	2233	2234	2235	2236	2237	2238	2239
4300	2240	2241	2242	2243	2244	2245	2246	2247
4310	2248	2249	2250	2251	2252	2253	2254	2255
4320	2256	2257	2258	2259	2260	2261	2262	2263
4330	2264	2265	2266	2267	2268	2269	2270	2271
4340	2272	2273	2274	2275	2276	2277	2278	2279
4350	2280	2281	2282	2283	2284	2285	2286	2287
4360	2288	2289	2290	2291	2292	2293	2294	2295
4370	2296	2297	2298	2299	2300	2301	2302	2303

5000 to 5777 (Octal) | 2560 to 3071 (Decimal)

	0	1	2	3	4	5	6	7
5000	2560	2561	2562	2563	2564	2565	2566	2567
5010	2568	2569	2570	2571	2572	2573	2574	2575
5020	2576	2577	2578	2579	2580	2581	2582	2583
5030	2584	2585	2586	2587	2588	2589	2590	2591
5040	2592	2593	2594	2595	2596	2597	2598	2599
5050	2600	2601	2602	2603	2604	2605	2606	2607
5060	2608	2609	2610	2611	2612	2613	2614	2615
5070	2616	2617	2618	2619	2620	2621	2622	2623
5100	2624	2625	2626	2627	2628	2629	2630	2631
5110	2632	2633	2634	2635	2636	2637	2638	2639
5120	2640	2641	2642	2643	2644	2645	2646	2647
5130	2648	2649	2650	2651	2652	2653	2654	2655
5140	2656	2657	2658	2659	2660	2661	2662	2663
5150	2664	2665	2666	2667	2668	2669	2670	2671
5160	2672	2673	2674	2675	2676	2677	2678	2679
5170	2680	2681	2682	2683	2684	2685	2686	2687
5200	2688	2689	2690	2691	2692	2693	2694	2695
5210	2696	2697	2698	2699	2700	2701	2702	2703
5220	2704	2705	2706	2707	2708	2709	2710	2711
5230	2712	2713	2714	2715	2716	2717	2718	2719
5240	2720	2721	2722	2723	2724	2725	2726	2727
5250	2728	2729	2730	2731	2732	2733	2734	2735
5260	2736	2737	2738	2739	2740	2741	2742	2743
5270	2744	2745	2746	2747	2748	2749	2750	2751
5300	2752	2753	2754	2755	2756	2757	2758	2759
5310	2760	2761	2762	2763	2764	2765	2766	2767
5320	2768	2769	2770	2771	2772	2773	2774	2775
5330	2776	2777	2778	2779	2780	2781	2782	2783
5340	2784	2785	2786	2787	2788	2789	2790	2791
5350	2792	2793	2794	2795	2796	2797	2798	2799
5360	2800	2801	2802	2803	2804	2805	2806	2807
5370	2808	2809	2810	2811	2812	2813	2814	2815

	0	1	2	3	4	5	6	7
4400	2304	2305	2306	2307	2308	2309	2310	2311
4410	2312	2313	2314	2315	2316	2317	2318	2319
4420	2320	2321	2322	2323	2324	2325	2326	2327
4430	2328	2329	2330	2331	2332	2333	2334	2335
4440	2336	2337	2338	2339	2340	2341	2342	2343
4450	2344	2345	2346	2347	2348	2349	2350	2351
4460	2352	2353	2354	2355	2356	2357	2358	2359
4470	2360	2361	2362	2363	2364	2365	2366	2367
4500	2368	2369	2370	2371	2372	2373	2374	2375
4510	2376	2377	2378	2379	2380	2381	2382	2383
4520	2384	2385	2386	2387	2388	2389	2390	2391
4530	2392	2393	2394	2395	2396	2397	2398	2399
4540	2400	2401	2402	2403	2404	2405	2406	2407
4550	2408	2409	2410	2411	2412	2413	2414	2415
4560	2416	2417	2418	2419	2420	2421	2422	2423
4570	2424	2425	2426	2427	2428	2429	2430	2431
4600	2432	2433	2434	2435	2436	2437	2438	2439
4610	2440	2441	2442	2443	2444	2445	2446	2447
4620	2448	2449	2450	2451	2452	2453	2454	2455
4630	2456	2457	2458	2459	2460	2461	2462	2463
4640	2464	2465	2466	2467	2468	2469	2470	2471
4650	2472	2473	2474	2475	2476	2477	2478	2479
4660	2480	2481	2482	2483	2484	2485	2486	2487
4670	2488	2489	2490	2491	2492	2493	2494	2495
4700	2496	2497	2498	2499	2500	2501	2502	2503
4710	2504	2505	2506	2507	2508	2509	2510	2511
4720	2512	2513	2514	2515	2516	2517	2518	2519
4730	2520	2521	2522	2523	2524	2525	2526	2527
4740	2528	2529	2530	2531	2532	2533	2534	2535
4750	2536	2537	2538	2539	2540	2541	2542	2543
4760	2544	2545	2546	2547	2548	2549	2550	2551
4770	2552	2553	2554	2555	2556	2557	2558	2559

	0	1	2	3	4	5	6	7
5400	2816	2817	2818	2819	2820	2821	2822	2823
5410	2824	2825	2826	2827	2828	2829	2830	2831
5420	2832	2833	2834	2835	2836	2837	2838	2839
5430	2840	2841	2842	2843	2844	2845	2846	2847
5440	2848	2849	2850	2851	2852	2853	2854	2855
5450	2856	2857	2858	2859	2860	2861	2862	2863
5460	2864	2865	2866	2867	2868	2869	2870	2871
5470	2872	2873	2874	2875	2876	2877	2878	2879
5500	2880	2881	2882	2883	2884	2885	2886	2887
5510	2888	2889	2890	2891	2892	2893	2894	2895
5520	2896	2897	2898	2899	2900	2901	2902	2903
5530	2904	2905	2906	2907	2908	2909	2910	2911
5540	2912	2913	2914	2915	2916	2917	2918	2919
5550	2920	2921	2922	2923	2924	2925	2926	2927
5560	2928	2929	2930	2931	2932	2933	2934	2935
5570	2936	2937	2938	2939	2940	2941	2942	2943
5600	2944	2945	2946	2947	2948	2949	2950	2951
5610	2952	2953	2954	2955	2956	2957	2958	2959
5620	2960	2961	2962	2963	2964	2965	2966	2967
5630	2968	2969	2970	2971	2972	2973	2974	2975
5640	2976	2977	2978	2979	2980	2981	2982	2983
5650	2984	2985	2986	2987	2988	2989	2990	2991
5660	2992	2993	2994	2995	2996	2997	2998	2999
5670	3000	3001	3002	3003	3004	3005	3006	3007
5700	3008	3009	3010	3011	3012	3013	3014	3015
5710	3016	3017	3018	3019	3020	3021	3022	3023
5720	3024	3025	3026	3027	3028	3029	3030	3031
5730	3032	3033	3034	3035	3036	3037	3038	3039
5740	3040	3041	3042	3043	3044	3045	3046	3047
5750	3048	3049	3050	3051	3052	3053	3054	3055
5760	3056	3057	3058	3059	3060	3061	3062	3063
5770	3064	3065	3066	3067	3068	3069	3070	3071

	0	1	2	3	4	5	6	7
6000	3072	3073	3074	3075	3076	3077	3078	3079
6010	3080	3081	3082	3083	3084	3085	3086	3087
6020	3088	3089	3090	3091	3092	3093	3094	3095
6030	3096	3097	3098	3099	3100	3101	3102	3103
6040	3104	3105	3106	3107	3108	3109	3110	3111
6050	3112	3113	3114	3115	3116	3117	3118	3119
6060	3120	3121	3122	3123	3124	3125	3126	3127
6070	3128	3129	3130	3131	3132	3133	3134	3135
6100	3136	3137	3138	3139	3140	3141	3142	3143

APPENDIX G OCTAL-DECIMAL FRACTION CONVERSION TABLE

OCTAL	DECIMAL	OCTAL	DECIMAL	OCTAL	DECIMAL	OCTAL	DECIMAL
.000	.000000	.100	.125000	.200	.250000	.300	.375000
.001	.001953	.101	.126953	.201	.251953	.301	.376953
.002	.003906	.102	.128906	.202	.253906	.302	.378906
.003	.005859	.103	.130859	.203	.255859	.303	.380859
.004	.007812	.104	.132812	.204	.257812	.304	.382812
.005	.009765	.105	.134765	.205	.259765	.305	.384765
.006	.011718	.106	.136718	.206	.261718	.306	.386718
.007	.013671	.107	.138671	.207	.263671	.307	.388671
.010	.015625	.110	.140625	.210	.265625	.310	.390625
.011	.017578	.111	.142578	.211	.267578	.311	.392578
.012	.019531	.112	.144531	.212	.269531	.312	.394531
.013	.021484	.113	.146484	.213	.271484	.313	.396484
.014	.023437	.114	.148437	.214	.273437	.314	.398437
.015	.025390	.115	.150390	.215	.275390	.315	.400390
.016	.027343	.116	.152343	.216	.277343	.316	.402343
.017	.029296	.117	.154296	.217	.279296	.317	.404296
.020	.031250	.120	.156250	.220	.281250	.320	.406250
.021	.033203	.121	.158203	.221	.283203	.321	.408203
.022	.035156	.122	.160156	.222	.285156	.322	.410156
.023	.037109	.123	.162109	.223	.287109	.323	.412109
.024	.039062	.124	.164062	.224	.289062	.324	.414062
.025	.041015	.125	.166015	.225	.291015	.325	.416015
.026	.042968	.126	.167968	.226	.292968	.326	.417968
.027	.044921	.127	.169921	.227	.294921	.327	.419921
.030	.046875	.130	.171875	.230	.296875	.330	.421875
.031	.048828	.131	.173828	.231	.298828	.331	.423828
.032	.050781	.132	.175781	.232	.300781	.332	.425781
.033	.052734	.133	.177734	.233	.302734	.333	.427734
.034	.054687	.134	.179687	.234	.304687	.334	.429687
.035	.056640	.135	.181640	.235	.306640	.335	.431640
.036	.058593	.136	.183593	.236	.308593	.336	.433593
.037	.060546	.137	.185546	.237	.310546	.337	.435546
.040	.062500	.140	.187500	.240	.312500	.340	.437500
.041	.064453	.141	.189453	.241	.314453	.341	.439453
.042	.066406	.142	.191406	.242	.316406	.342	.441406
.043	.068359	.143	.193359	.243	.318359	.343	.443359
.044	.070312	.144	.195312	.244	.320312	.344	.445312
.045	.072265	.145	.197265	.245	.322265	.345	.447265
.046	.074218	.146	.199218	.246	.324218	.346	.449218
.047	.076171	.147	.201171	.247	.326171	.347	.451171
.050	.078125	.150	.203125	.250	.328125	.350	.453125
.051	.080078	.151	.205078	.251	.330078	.351	.455078
.052	.082031	.152	.207031	.252	.332031	.352	.457031
.053	.083984	.153	.208984	.253	.333984	.353	.458984
.054	.085937	.154	.210937	.254	.335937	.354	.460937
.055	.087890	.155	.212890	.255	.337890	.355	.462890
.056	.089843	.156	.214843	.256	.339843	.356	.464843
.057	.091796	.157	.216796	.257	.341796	.357	.466796
.060	.093750	.160	.218750	.260	.343750	.360	.468750
.061	.095703	.161	.220703	.261	.345703	.361	.470703
.062	.097656	.162	.222656	.262	.347656	.362	.472656
.063	.099609	.163	.224609	.263	.349609	.363	.474609
.064	.101562	.164	.226562	.264	.351562	.364	.476562
.065	.103515	.165	.228515	.265	.353515	.365	.478515
.066	.105468	.166	.230468	.266	.355468	.366	.480468
.067	.107421	.167	.232421	.267	.357421	.367	.482421
.070	.109375	.170	.234375	.270	.359375	.370	.484375
.071	.111328	.171	.236328	.271	.361328	.371	.486328
.072	.113281	.172	.238281	.272	.363281	.372	.488281
.073	.115234	.173	.240234	.273	.365234	.373	.490234
.074	.117187	.174	.242187	.274	.367187	.374	.492187
.075	.119140	.175	.244140	.275	.369140	.375	.494140
.076	.121093	.176	.246093	.276	.371093	.376	.496093
.077	.123046	.177	.248046	.277	.373046	.377	.498046

OCTAL	DECIMAL	OCTAL	DECIMAL	OCTAL	DECIMAL	OCTAL	DECIMAL
.000000	.000000	.000100	.000244	.000200	.000488	.000300	.000732
.000001	.000003	.000101	.000247	.000201	.000492	.000301	.000736
.000002	.000007	.000102	.000251	.000202	.000495	.000302	.000740
.000003	.000011	.000103	.000255	.000203	.000499	.000303	.000743
.000004	.000015	.000104	.000259	.000204	.000503	.000304	.000747
.000005	.000019	.000105	.000263	.000205	.000507	.000305	.000751
.000006	.000022	.000106	.000267	.000206	.000511	.000306	.000755
.000007	.000026	.000107	.000270	.000207	.000514	.000307	.000759
.000010	.000030	.000110	.000274	.000210	.000518	.000310	.000762
.000011	.000034	.000111	.000278	.000211	.000522	.000311	.000766
.000012	.000038	.000112	.000282	.000212	.000526	.000312	.000770
.000013	.000041	.000113	.000286	.000213	.000530	.000313	.000774
.000014	.000045	.000114	.000289	.000214	.000534	.000314	.000778
.000015	.000049	.000115	.000293	.000215	.000537	.000315	.000782
.000016	.000053	.000116	.000297	.000216	.000541	.000316	.000785
.000017	.000057	.000117	.000301	.000217	.000545	.000317	.000789
.000020	.000061	.000120	.000305	.000220	.000549	.000320	.000793
.000021	.000064	.000121	.000308	.000221	.000553	.000321	.000797
.000022	.000068	.000122	.000312	.000222	.000556	.000322	.000801
.000023	.000072	.000123	.000316	.000223	.000560	.000323	.000805
.000024	.000076	.000124	.000320	.000224	.000564	.000324	.000808
.000025	.000080	.000125	.000324	.000225	.000568	.000325	.000812
.000026	.000083	.000126	.000328	.000226	.000572	.000326	.000815
.000027	.000087	.000127	.000331	.000227	.000576	.000327	.000820
.000030	.000091	.000130	.000335	.000230	.000579	.000330	.000823
.000031	.000095	.000131	.000339	.000231	.000583	.000331	.000827
.000032	.000099	.000132	.000343	.000232	.000587	.000332	.000831
.000033	.000102	.000133	.000347	.000233	.000591	.000333	.000835
.000034	.000106	.000134	.000350	.000234	.000595	.000334	.000839
.000035	.000110	.000135	.000354	.000235	.000598	.000335	.000843
.000036	.000114	.000136	.000358	.000236	.000602	.000336	.000846
.000037	.000118	.000137	.000362	.000237	.000606	.000337	.000850
.000040	.000122	.000140	.000366	.000240	.000610	.000340	.000854
.000041	.000125	.000141	.000370	.000241	.000614	.000341	.000858
.000042	.000129	.000142	.000373	.000242	.000617	.000342	.000862
.000043	.000133	.000143	.000377	.000243	.000621	.000343	.000865
.000044	.000137	.000144	.000381	.000244	.000625	.000344	.000869
.000045	.000141	.000145	.000385	.000245	.000629	.000345	.000873
.000046	.000144	.000146	.000389	.000246	.000633	.000346	.000877
.000047	.000148	.000147	.000392	.000247	.000637	.000347	.000881
.000050	.000152	.000150	.000396	.000250	.000640	.000350	.000885
.000051	.000156	.000151	.000400	.000251	.000644	.000351	.000888
.000052	.000160	.000152	.000404	.000252	.000648	.000352	.000892
.000053	.000164	.000153	.000408	.000253	.000652	.000353	.000896
.000054	.000167	.000154	.000411	.000254	.000656	.000354	.000900
.000055	.000171	.000155	.000415	.000255	.000659	.000355	.000904
.000056	.000175	.000156	.000419	.000256	.000663	.000356	.000907
.000057	.000179	.000157	.000423	.000257	.000667	.000357	.000911
.000060	.000183	.000160	.000427	.000260	.000671	.000360	.000915
.000061	.000186	.000161	.000431	.000261	.000675	.000361	.000919
.000062	.000190	.000162	.000434	.000262	.000679	.000362	.000923
.000063	.000194	.000163	.000438	.000263	.000682	.000363	.000926
.000064	.000198	.000164	.000442	.000264	.000686	.000364	.000930
.000065	.000202	.000165	.000446	.000265	.000690	.000365	.000934
.000066	.000205	.000166	.000450	.000266	.000694	.000366	.000938
.000067	.000209	.000167	.000453	.000267	.000698	.000367	.000942
.000070	.000213	.000170	.000457	.000270	.000701	.000370	.000946
.000071	.000217	.000171	.000461	.000271	.000705	.000371	.000949
.000072	.000221	.000172	.000465	.000272	.000709	.000372	.000953
.000073	.000225	.000173	.000469	.000273	.000713	.000373	.000957
.000074	.000228	.000174	.000473	.000274	.000717	.000374	.000961
.000075	.000232	.000175	.000476	.000275	.000720	.000375	.000965
.000076	.000236	.000176	.000480	.000276	.000724	.000376	.000968
.000077	.000240	.000177	.000484	.000277	.000728	.000377	.000972

APPENDIX H INSTRUCTION FORMATS

OCTAL	DECIMAL	OCTAL	DECIMAL	OCTAL	DECIMAL	OCTAL	DECIMAL
.000400	.000976	.000500	.001220	.000600	.001464	.000700	.001708
.000401	.000980	.000501	.001224	.000601	.001468	.000701	.001712
.000402	.000984	.000502	.001228	.000602	.001472	.000702	.001716
.000403	.000988	.000503	.001232	.000603	.001476	.000703	.001720
.000404	.000991	.000504	.001235	.000604	.001480	.000704	.001724
.000405	.000995	.000505	.001239	.000605	.001483	.000705	.001728
.000406	.000999	.000506	.001243	.000606	.001487	.000706	.001731
.000407	.001003	.000507	.001247	.000607	.001491	.000707	.001735
.000410	.001007	.000510	.001251	.000610	.001495	.000710	.001739
.000411	.001010	.000511	.001255	.000611	.001499	.000711	.001743
.000412	.001014	.000512	.001258	.000612	.001502	.000712	.001747
.000413	.001018	.000513	.001262	.000613	.001506	.000713	.001750
.000414	.001022	.000514	.001266	.000614	.001510	.000714	.001754
.000415	.001026	.000515	.001270	.000615	.001514	.000715	.001758
.000416	.001029	.000516	.001274	.000616	.001518	.000716	.001762
.000417	.001033	.000517	.001277	.000617	.001522	.000717	.001766
.000420	.001037	.000520	.001281	.000620	.001525	.000720	.001770
.000421	.001041	.000521	.001285	.000621	.001529	.000721	.001773
.000422	.001045	.000522	.001289	.000622	.001533	.000722	.001777
.000423	.001049	.000523	.001293	.000623	.001537	.000723	.001781
.000424	.001052	.000524	.001296	.000624	.001541	.000724	.001785
.000425	.001056	.000525	.001300	.000625	.001544	.000725	.001789
.000426	.001060	.000526	.001304	.000626	.001548	.000726	.001792
.000427	.001064	.000527	.001308	.000627	.001552	.000727	.001796
.000430	.001068	.000530	.001312	.000630	.001556	.000730	.001800
.000431	.001071	.000531	.001316	.000631	.001560	.000731	.001804
.000432	.001075	.000532	.001319	.000632	.001564	.000732	.001808
.000433	.001079	.000533	.001323	.000633	.001567	.000733	.001811
.000434	.001083	.000534	.001327	.000634	.001571	.000734	.001815
.000435	.001087	.000535	.001331	.000635	.001575	.000735	.001819
.000436	.001091	.000536	.001335	.000636	.001579	.000736	.001823
.000437	.001094	.000537	.001338	.000637	.001583	.000737	.001827
.000440	.001098	.000540	.001342	.000640	.001586	.000740	.001831
.000441	.001102	.000541	.001346	.000641	.001590	.000741	.001834
.000442	.001106	.000542	.001350	.000642	.001594	.000742	.001838
.000443	.001110	.000543	.001354	.000643	.001598	.000743	.001842
.000444	.001113	.000544	.001358	.000644	.001602	.000744	.001846
.000445	.001117	.000545	.001361	.000645	.001605	.000745	.001850
.000446	.001121	.000546	.001365	.000646	.001609	.000746	.001853
.000447	.001125	.000547	.001369	.000647	.001613	.000747	.001857
.000450	.001129	.000550	.001373	.000650	.001617	.000750	.001861
.000451	.001132	.000551	.001377	.000651	.001621	.000751	.001865
.000452	.001136	.000552	.001380	.000652	.001625	.000752	.001869
.000453	.001140	.000553	.001384	.000653	.001628	.000753	.001873
.000454	.001144	.000554	.001388	.000654	.001632	.000754	.001876
.000455	.001148	.000555	.001392	.000655	.001636	.000755	.001880
.000456	.001152	.000556	.001396	.000656	.001640	.000756	.001884
.000457	.001155	.000557	.001399	.000657	.001644	.000757	.001888
.000460	.001159	.000560	.001403	.000660	.001647	.000760	.001892
.000461	.001163	.000561	.001407	.000661	.001651	.000761	.001895
.000462	.001167	.000562	.001411	.000662	.001655	.000762	.001899
.000463	.001171	.000563	.001415	.000663	.001659	.000763	.001903
.000464	.001174	.000564	.001419	.000664	.001663	.000764	.001907
.000465	.001178	.000565	.001422	.000665	.001667	.000765	.001911
.000466	.001182	.000566	.001426	.000666	.001670	.000766	.001914
.000467	.001186	.000567	.001430	.000667	.001674	.000767	.001918
.000470	.001190	.000570	.001434	.000670	.001678	.000770	.001922
.000471	.001194	.000571	.001438	.000671	.001682	.000771	.001926
.000472	.001197	.000572	.001441	.000672	.001686	.000772	.001930
.000473	.001201	.000573	.001445	.000673	.001689	.000773	.001934
.000474	.001205	.000574	.001449	.000674	.001693	.000774	.001937
.000475	.001209	.000575	.001453	.000675	.001697	.000775	.001941
.000476	.001213	.000576	.001457	.000676	.001701	.000776	.001945
.000477	.001216	.000577	.001461	.000677	.001705	.000777	.001949

MODE		OPERATION				CODE						FIELD				OPERAND ADDRESS FIELD		
28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1			
N = 0	0	NO MASK	REGISTER				LOAD				INDEX		RELATIVE TRANSFER					
I = 1	0	0					1	0	0	1	I ₁	0					1	
L = 0	1	MASK					STORE				I ₂	1					0	
U = 1	1	1					1	0	0	0	I ₃	1					1	
N = 0	0	NO. OF MULTIPLIER BITS				MULTIPLY												
I = 1	0																	
L = 0	1	NO. OF QUOTIENT BITS				DIVIDE												
U = 1	1																	
N = 0	0	MASK	NO Z = 0	Add, Ch. Add, Subt.	Dec. I ₁ , 2, 3	ARITHMETIC												
I = 1	0					1	Z = 1	Add, Subt. to Mem.										
L = 0	1																	
U = 1	1																	
GR = 0	0	MASK	0	COMPARES														
LS = 0	1																	
EQ = 1	0																	
NEQ = 1	1																	
N = 0	0	MASK	Z = 1	EXTRACTS AND MERGES														
I = 1	0																	
L = 0	1																	
U = 1	1																	
N = 0	RAW = 0	MASK	REGISTER				REPLACE											
Br = 1	RWA = 1		1					1	0	1	0							
N = 0	0	MASK	REGISTER				EXCHANGE											
Br = 1			1					1	1	0	0							
N = 0	N = 0	X	15 BRANCHES				BRANCH											
I = 1	(X) = 1		1 NO OPERATION								0	0	0	0				
	N = 1	X	16 SHIFTS				SHIFT											
	(X) = 0										1	0	1	1				
N = 0	1	SPECIFIC INSTRUCTION				I/O AND PROG. CONTROL												
I = 1										1	1	0	0					
N = 0	To Core = 0	Not G = 0	No Parity 0	No Imm = 0	No Rel = 0	Start = 0	DRUM/CORE TRANS.											
I = 1	To Drum = 1						G = 1	Parity 1	Imm = 1	Rel = 1	Stop = 1					0	1	1
N = 0	0	64 ADDRESSES IN EACH GROUP				OPER. EXT.												
I = 1	0	5 GROUPS				0 0 0 1 0 0 1 0 0 1 0 1												

APPENDIX I SUMMARY OF OPERATIONS

Class	Symbolic Code	Normal Numeric Code	Operation	Modes	Modes Indexable	Modes Maskable	Execution Time in μ s			
							Normal	Indirect	L U or B	
LOAD/STORE	LOD A	000440	Load A	NILUB	NI	NILU	12	18	6	
	LOD B	016440	Load B	NILUUC	NI	NILUUC	12	18	6	
	LOD C	002440	Load C	NILUB	NI	NILU	12	18	6	
	LOD X	006440	Load X	NILB	NI	NIL	12	18	6	
	LOD I1	003440	Load Index 1	NILB	NI	NIL	12	18	6	
	LOD I2	004440	Load Index 2	NILB	NI	NIL	12	18	6	
	LOD I3	005600	Load Index 3	NILB	NI	NIL	12	18	6	
	LOD M	007440	Load Interrupt Mask M	NILUB	NI	NILU	12	18	6	
	LOD Q	013440	Load Interrupt & Guard Cont. Q	NILUB	NI	NILU	12	18	6	
	STR A	000400	Store A	NILUB	NILU	NILU	12	18	12, 6	
	STR B	016400	Store B	NILU	NILU	----	12	18	12	
	STR C	002400	Store C	NILUB	NILU	NILU	12	18	12, 6	
	STR X	006400	Store X	NILB	NIL	NIL	12	18	12, 6	
	STR I1	003400	Store Index 1	NILB	NIL	NIL	12	18	12, 6	
	STR I2	004400	Store Index 2	NILB	NIL	NIL	12	18	12, 6	
	STR I3	005400	Store Index 3	NILB	NIL	NIL	12	18	12, 6	
	STR M	007400	Store Interrupt Mask M1	NILUB	NILU	NILU	12	18	12, 6	
	STR Q	013400	Store Interrupt & Guard Cont. Q	NILUB	NILU	NILU	12	18	12, 6	
	STR T2	015400	Store Data Toggles	NILUB	NILU	NILU	12	18	12, 6	
	ARITHMETIC	MPY n	000740	Multiply (n bits multiplier)	NILUB	NI	----	14+2n	20+2n	14+2n
DIV n		000700	Divide (n bits quotient)	NILUBH	NIH	----	26+2n	32+2n	26+2n	
ADD		000640	Add	NILUBZ	NI	NILU	12	18	6	
SUB		002640	Subtract	NILUBZ	NI	NILU	12	18	6	
HWA		001640	Half Word Add	NILBZ	NI	NIL	12	18	6	
ADM		006640	Add to Memory	NIZ	NI	NI	18	24	-	
SBM		007640	Subtract from Memory	NIZ	NI	NI	18	24	-	
DIX I1		003640	Decrement Index I1	NILBZ	NI	NIL	12	18	6	
DIX I2		004640	Decrement Index I2	NILBZ	NI	NIL	12	18	6	
DIX I3		005640	Decrement Index I3	NILBZ	NI	NIL	12	18	6	
LOGICAL		EXT	000340	Extract	NILUZ	NI	NILU	12	18	6
		EXM	005340	Extract to Memory	NIZ	NI	NI	18	24	-
		MRG	001340	Merge	NILUBZ	NI	NILU	12	18	6
	MGM	004340	Merge to Memory	NIZ	NI	NI	18	24	-	
	XOR	002340	Exclusive or	NILZ	NI	NI	12	18	6	
	COM EQ	043340	Compare Equal	N	N	N	12	-	-	
	COM NE	143340	Compare Not Equal	N	N	N	12	-	-	
	COM GR	003340	Compare Greater Than	N	N	N	12	-	-	
	COM LS	103340	Compare Less Than	N	N	N	12	-	-	
	SCN EQ	046340	Scan Equal	N	N	N	-	-	-	
	SCN NE	146340	Scan Not Equal	N	N	N	-	-	-	
	SCN GR	006340	Scan Greater Than	N	N	N	6+6c	where c = words	-	
	SCN LS	106340	Scan Less Than	N	N	N	-	-	-	
	CMT EQ	047340	Compare Tables Equal	N	N	N	-	-	-	
	CMT NE	147340	Compare Tables Not Equal	N	N	N	-	-	-	
	CMT GR	007340	Compare Tables Greater Than	N	N	N	6+12c	where c = words	-	
	CMT LS	107340	Compare Tables Less Than	N	N	N	-	-	-	
	REPLACE/EXCHANGE	RAW C	002500	Replace A with C	NBr	-	NBr	6	-	(Br) 6
		RAW I1	003500	Replace A with Index 1	NBr	-	NBr	6	-	6
		RAW I2	004500	Replace A with Index 2	NBr	-	NBr	6	-	6
RAW I3		005500	Replace A with Index 3	NBr	-	NBr	6	-	6	
RAW XH		001500	Replace A with x, Hold Upper	NBr	-	NBr	6	-	6	
RAW XC		006500	Replace A with x, Clear Upper	NBr	-	NBr	6	-	6	
RAW M		007500	Replace A with Int. Mask M	NBr	-	NBr	6	-	6	
RAW Q		013500	Replace A with Int. Cont. Q	NBr	-	NBr	6	-	6	
RAW G		016500	Replace A with G	NBr	-	NBr	6	-	6	
RAW T1		017500	Replace A with Address Toggles	NBr	-	NBr	6	-	6	
RAW T2		015500	Replace A with Data Toggles	NBr	-	NBr	6	-	6	
RWA C		042500	Replace C with A	NBr	-	NBr	6	-	6	
RWA I1		043500	Replace I1 with A	NBr	-	NBr	6	-	6	
RWA I2		044500	Replace I2 with A	NBr	-	NBr	6	-	6	
RWA I3		045500	Replace I3 with A	NBr	-	NBr	6	-	6	
RWA X		046500	Replace X with A	NBr	-	NBr	6	-	(Br) 6	
RWA M		047500	Replace Int. Mask M with A	NBr	-	NBr	12	-	12	
RWA Q		053500	Replace Int. Cont. Q with A	NBr	-	NBr	12	-	12	
RWA G		056500	Replace G with A	NBr	-	NBr	6	-	6	
EAW B		016600	Exchange A with B	NBr	-	NBr	6	-	6	
EAW C		002600	Exchange A with C	NBr	-	NBr	6	-	6	
EAW XH		001600	Exchange A with X, Hold Upper	NBr	-	NBr	6	-	6	
EAW XC		006600	Exchange A with X, Clear Upper	NBr	-	NBr	6	-	6	
EAW I1		003600	Exchange A with Index 1	NBr	-	NBr	12	-	12	
EAW I2		004600	Exchange A with Index 2	NBr	-	NBr	12	-	12	
EAW I3		005600	Exchange A with Index 3	NBr	-	NBr	12	-	12	
EAW M		007600	Exchange A with Int. Mask M	NBr	-	NBr	12	-	12	
EAW Q		0013600	Exchange A with Int. Cont. Q	NBr	-	NBr	12	-	12	

(Condition Met)

Class	Symbolic Code	Normal Numeric Code	Operation	Modes	Modes Indexable	Modes Maskable	Execution Time in μ s			
							Normal	Indirect	L, U or B	
BRANCH	BUN	000000	Branch Unconditionally	NIX	NI	-	6	12	6	
	BZE	016000	Branch if A Zero	NIX	NI	-	6	12	6	
	BZM	001000	Branch if A Masked Zero	NIX	NI	-	6	12	6	
	BNZ	012000	Branch if A not Zero	NIX	NI	-	6	12	6	
	BNM	002000	Branch if A Masked not Zero	NIX	NI	-	6	12	6	
	BPO	013000	Branch if A Positive	NIX	NI	-	6	12	6	
	BNG	003000	Branch if A Negative	NIX	NI	-	6	12	6	
	BLB	004000	Branch if A Contains Low Bit	NIX	NI	-	6	12	6	
	BNXI1	007000	Branch if Index 1 not Zero	NIX	NI	-	6	12	6	
	BNXI2	010000	Branch if Index 2 not Zero	NIX	NI	-	6	12	6	
	BNXI3	011000	Branch if Index 3 not Zero	NIX	NI	-	6	12	6	
	BOF	005000	Branch if Overflow Indicator On	NIX	NI	-	6	12	6	
	BCY	015000	Branch if Carry Indicator On	NIX	NI	-	6	12	6	
	BCP	006000	Branch if Core Parity Error	NIX	NI	-	6	12	6	
	BDP	014000	Branch if Drum or Direct Access Parity Error	NIX	NI	-	6	12	6	
	SHIFT/NORMALIZE	ALA	040540	Shift A Left Arithmetic	NX	-	-	-	-	-
		ALO	041540	Shift A Left Logical Open	NX	-	-	-	-	-
		ALC	042540	Shift A Left Logical Closed	NX	-	-	-	-	-
ARA		043540	Shift A Right Arithmetic	NX	-	-	-	-	-	
ARO		044540	Shift A Right Logical Open	NX	-	-	-	-	-	
BLA		045540	Shift A, B Left Arithmetic	NX	-	-	-	-	-	
BLL		046540	Shift A, B Left (A Arith, B Log) Open	NX	-	-	-	-	-	
BLO		047540	Shift A, B Left Logical Open	NX	-	-	-	-	-	
BLC		050540	Shift A, B Left Logical Closed	NX	-	-	-	-	-	
BRA		052540	Shift A, B Right Arithmetic	NX	-	-	-	-	-	
BRL		051540	Shift A, B Right (A Arith, B Log) Open	NX	-	-	-	-	-	
NAA		053540	Normalize A Arithmetic	NX	-	-	-	-	-	
NAO	054540	Normalize A Logical Open	NX	-	-	-	-	-		
NAC	055540	Normalize A Logical Continued	NX	-	-	-	-	-		
NBA	056540	Normalize A, B Arithmetic	NX	-	-	-	-	-		
NBL	057540	Normalize A, B (A Arith, B Log) Open	NX	-	-	-	-	-		
PROGRAM CONTROL	NOP	017000	No operation	N	-	-	6	6	-	
	STP	046600	Stop and Branch	NI	NI	-	6	12	-	
	SRB	045600	Set Return and Branch	NI	NI	-	12	18	-	
	SET	064600	Set	N	-	-	6	-	-	
	RST	044600	Reset	N	-	-	6	-	-	
	STA	047600	Set Core Address	N	-	-	6	-	-	
INPUT/OUTPUT CONTROL	ENA	040600	Enable	N	-	-	12	-	-	
	DIS	060600	Disable	N	-	-	12	-	-	
	CIN	041600	Direct Contact Input	N	-	N	18	-	-	
DRUM/CORE TRANSFER	SDC	000300	Start Drum-to-Core Transfer	NI	NI	-	18-24	24-30	-	
	SCD	040300	Start Core-to-Drum Transfer	NI	NI	-	18-24	24-30	-	
	HDT	001300	Halt Drum Transfer	NI	NI	-	24	30	-	
OPERATION EXTENSION	OEX	variable	Operation Extension	NI	NI	-	12	18	-	