SIGMA COMPUTER #7

H. Kolckey

SUBJECT:The Floating Point Instruction Set.BY:L. G. AllenDATE:March 25, 1958

The floating point instruction set has been rewritten to incorporate the latest changes. New instructions have been added and changes made in others.

The twenty-nine (29) attached sheets describe the floating point instruction as understood by the writer at this time.

Normalize, as used in the instruction set is defined as follows:

- If UM = 0 and overflow results, shift the mantissa right
 1 and add 1 to the exponent.
- 2. If UM = 0 and mantissa does not overflow, shift it left until 1 appears in the high order bit and subtract the amount of shift from the exponent.

If UM = 1 do not normalize. If overflow occurs, it is lost.

L. L. allen

, L. G. Allen

LGA:bjn

ngan ta har R

March 18, 1958 59-63 set to O on all engle

?

the

UM UM=0

Add 00000

b.

b.

40 41

- 1. The content of the specified operand Address are combined with the contents of A B 0-59 and A B (s) as follows: CA - CM
 - Operand bits 0-10 are subtracted from A B bits 0-10 under a. control of operand bit 11 and A B bit 11.
 - The larger exponent becomes the exponent of the unnormal- $\begin{pmatrix} e_A \\ e_L \end{pmatrix} \rightarrow e_R$ ized result.
 - Shift the mantissa with the smaller exponent right by the c. amount of exponent difference.
 - The mantissas are added under control of operand bit 60, as d. modified by SM, and A.B (S), using 49 bits of the adder.

2. Operand bits 6.1-63 replace I bits 27-29.

> a. If UM = 1 the result replaces A B bits 0-59 and A B (s) If UM = 1 and a mantissa overflow occurs, the sum replaces A B bits 0-59 and A B (s) and the lost carry indicator is set. Carry is lost.

If UM = 0 and the result is "0" the Lost Significance indicator is set and 48 is subtracted from the exponent. The result replaces A B bits 0-59 and A B (s). If UM = 0 and the result is not 10^{11} . The result is normalized and replaces A B bits 0-59 and A B (s).

4. Indicators which may be set are 30, 34-41 and 57-60.

lost carring

After the instruction is executed, the operand is not available Note: in any addressable machine register. still howener

30 - lost carry readed 20 57 34 - last sig , 58 =0 59 35 - prep, shift >48 11 >0 36 - 4p onablaur 60 37 40 \$ 138 В 31 . I ap underflour

3.

¢,

00010 Augment

- 1. The contents of the specified operand address are combined with AB bits 0-59 and AB(S) as follows:
 - a. Operand bits 0-10 are subtracted from AB bits 0-10 under control of operand bit 11 and AB bit 11.
 - Ъ. The larger exponent becomes the exponent of the sum.
 - c. Shift the mantissa with the smaller exponent right by the amount of the exponent difference.
 - d. The mantissas are added under control of operand bit 60 as modified by SM and AB (S), using 49 bits of the adder.
- 2. Operand bits 61-63 replace I bits 27-29.
- 3.

? C ?

news of acc. is If the sum of the mantissas is 0, the lost significance indicator is a. set, and 48 is subtracted from the exponent.

- A3 12-59 If the sign of the sum differs from AB (S), the result is set to 0 b. and de la subtracted Hom LLs offenente
- m If UM=1 and result $\neq 0$, the normalized result replaces AB bit 0 to 59 c. and AB (S). If UM=1 and carry occurs, the Lost Carry indicator is set and result replaces AB bits Q-59 and AB (S). Carry is lost.
- If UM=0 and result $\neq 0$, the normalized result replaces AB bits 0-59 d. and AB (S).

30

Indicators which may be set are $_{4}34-41$ and 57-60. 4.

> In both cases where the result is 0, the result is entered in AB bits. 0-59 and AB (S).

The Lost Significance Indicator is set only when the algebraic sum is 0, and not when the sign of the sum differs from AB (S). \vee

keep AB apponent unchanged ?

ABDY'

R

Add to Memory 00100

3.

X

- 1. The contents of the effective operand address is combined with the contents of AB and AB (S) as follows:
 - a. Operand bits 0-10 are subtracted from AB bits 0-10 under control of operand bit 11 and AB bit 11.
 - b. The larger exponent becomes the exponent of the unnormalized result.
 - c. Shift the mantissa with the smaller exponent right by the amount of the exponent difference.
 - d. The mantissas are added under control of operand bit 60 as medified by SM-and AB (S), using 49 bits of the Adder.

as mard by SM

- 2. Operand bits 61-63 replace I bits 27-29.
 - a. If UM=1, the result replaces bits 0-63 specified by the effective operand address.

If UM=1 and overflow of adder occurs, the result goes to the effective operand address and the lost carry indicator is set. Carry is lost.

- b. If UM=0, the normalized result replaces bits 0-63 of the effective operand address.
 If UM=0 and result is "0", Lost Significance Indicator is set.
 48 is subtracted from the exponent) and the result replaces bits 0-63 of the effective operand address.
- 4. AB is not changed by this instruction. Note that the flag bits which were brought out in step 1 were stored back in step 3, unchanged.

other indicators ? Same as add ,

Add to Magnitude 10000

- 1. This operation is the same as add, except as follows:
 - a. The mantissa add is performed as if the sign of the \checkmark accumulator were positive.
 - b. The sign of the result is the original accumulator sign A B (S), if no recomplementation was performed. Mult of addition in my,
 - c. The sign of the result is the inverse of the original accumulator sign, if recomplementation was performed: Mult of eddition is mg

A \$1A1 + (SM) M } Ξ + = - - +

Add to Memory Magnitude 10100

- 1. This operation is the same as add to memory except as follows:
 - memory The mantissa add is performed as if the sign of the accur a. were positive.
 - The sign of the result is the original accumulator sign AB (S), if b. no recomplementation was performed.
 - monory The sign of the result is the inverse of the original accumula c. sign if recomplementation was performed.

all and

sign changes madel Sourced AB(S) Mod by SM

Add Double 01000

- 1. This operation is the same as Add Single except:
 - a. AB bits 12 107 is a 96 bit mantissa which is added to the contents of the effective operand address.
 - b. The sum has a 96 bit mantissa which, along with its exponent, replaces AB bits 0-107.
- 2. Indicators which may be set are 30, 34 41 and 57 60.

shift greater than 48 zero smeans all 96 file

Interchange Augment 10010

M

This command is the same as augment except that: 1.

changel notto

- a. AB(S) may be modified by SM
- b. The result is set to 0 if the sign of the sum differs from the operand sign.

SM modifier M SM modifier A Alig Int Aug Aug to Alder Int Aug to Alexan

Add Double to Magnitude 11000

1. This operation is the same as Add Double except:

- a. The addition is performed as if the sign of the Accumulator, AB(5) were positive.
- b. The sign of the result is the original accumulator sign in AB (E) inverted if <u>a recomplementation were performed</u>. The resultant sign replaces AB (S). Sign charged a addligh

Add Mantissa 00011

- 1. Bits 61 63 of the effective operand address replace I bits 27 29.
- Bits 12-59 of the effective operand address are added to AB bits
 12-107 under control of AB (S) and bit 60 of the effective operand
 address, as modified by SM. AB bits 0-11 is the resultant exponent.
- 3. If UM=0, the result is normalized and replaces AB bits 0-107 and AB (S).
- 4. If UM = 1, the result replaces AB bits 0-107 and AB (S).
 - a. If an overflow occurs, the result replaces AB bits 0-107 and AB (S) and the Lost Signifiance indicator is set.
- 5. Indicators which may be set by this command are 30, 34-41 and 57-60.

double

Store 00101

- 1. The contents of AB bits 0-59 and AB (S) T, U, V, replaces the contents of the effective operand address as follows:
 - a. AB bits 0-59, either normalized or unnormalized as specified by UM, replaces effective operand bits 0-59.

b. AB (S) as modified by SM replaces effective operand bit 60.

c. AB (S) bits T, U, V, replace bits effective operand 61-63.

2. Indicators which may be set are 37-41 and 57-60.

Contents of AB are not changed by this instruction.

Note: AB (0-59) and AB (S) are unchanged by this instruction.

here

1-

V

Store Low Order 01101

- 1. If UM = 1
 - a. AB bits 60 107 replace bits 12 59 of the effective operand address.
 - b. AB (S) as modified by SM replace bit 60 of effective operand address.
 - c. AB (S) bits T, U, V, replace bits 61-63 of effective operand address.
 - d. AB bits 0-10 minus 48 under control of AB bit 11 replace bits 0-11 of effective operand address.

2. If UM = 0

- a. Then (b) and (c) are the same as in 1 above.
- b. Subtract 48 from AB bit 0-10 under control of AB bit 11.
- c. Normalize AB bits 60-107 and the exponent from preceding step.
- d. The normalized result replaces bit 0-59 of the effective operand address.

This command is used to store the low order portion of a double mantissa in AB. AB is not disturbed. Square Root and Store 11110

- This square root of AB bits 0-59 replace bits 0-59 of the effective operand address, and AB bits 0-59. AB bits 60-107 are set to zero.
- 2. AB (S) as modified by SM replaces bit 60 of the effective operand address.
- 3. AB (S) bits T, U, V, replace bits 61-63 of the effective operand address.
- 4. Indicators which may be set are 17, 33, 37-40, and 57-60.

If the sign AB (S) is minus, the Improper Floating Point Result indicator is set. This command is independent of UM.

Note: In determining the square root it is assumed that bits 60-107 are zero. are not considered

Souble shift double,

but AB is not disturbed

320 in making neg.

Store square not

and the second

ie assort is aither way ?

Round and Store 10101

1. A 1 is added to AB at bit 60 with AB bits 12 - 107 considered positive.

not changed 2. AB bits 60 - 107 are set to 0.

- 3. AB (S) as modified by SM replaces bit 60 of effective operand address.
- 4. If UM = 0, the result is normalized and replaces AB Bit 0-59; AB (S). semains the same." The result also replaces effective operand address bits 0 to 59, and AB (S) bits T, U, V replace bits 61-63 of effective operand address.

5. If UM=1

a.

AB (S) replaces bits 60-63 of effective operand address.

- If the result of operation (1) overflows, zeros are entered in bits ь. 12-59 of effective operand address and AB bits 12 10-59. Lost Carry Indicator is set. AB bits 0-11 replace bits 0-11 of effective operand.
- If no overflow, the result replaces bits 0-59 of the effective operc. and address, and AB bits 0-59-
- 6. Indicators which may be set are 31, 36-41, and 57-60.

Note that a Round Store command to location 0 modifies the accumulator only. Also, rounding precedes normalization.

do me avont to leave acc, as is ? yes

?

go over the.

Stop Rounded. Searce AB undertunded

Store remarks borrow

Borrow and Store 11101

- 1. AB bits 60 107 are set to 0.
- 2. AB (S) as modified by SM replaces AB (S) and bit 60 of the effective operand address.
- 3. AB (S) bits T U V replace bits 61-63 of the effective operand address.
- 4. AB bits 0-11 replace bits 0-11 of the effective operand address.
- 5. If AB bits 12 to 59 are 0, omit step 6 and set zeros in bits 12 to 59 of effective operand address.
- 6. The absolute value of AB bits 12 to 59 minus 1, subtracted in position 59, replace bits 12 to 59 of the effective operand address.
- 7. If AB bits 12 to 59 are not 0, set them to 0 and set a <u>1 in AB bit 12</u>. AB bits 0-10 minus 47 under control of AB bit 11 replaces AB bits 0-11. Af AB bits are 0, so not set /

Indicators which may be set are 36-41 and 57-60. These indicators are set for the results in AB. 7 This command is independent of UM. This command is used to provide a coupling between single precision numbers for multiple precision routines.

0110 10101011 0110 1010 0000 0110 1001 Entral 0010 1000 Elift = AB



MR unchanged

R/M Store NGR 11111

1. If UM = 1, the contents of **MR** bits 0-63 replace the contents of the effective operand address.

RM

2. If UM = 0, the contents of MR bits 0-63 are normalized. The result replaces the contents of the effective operand address.

Indicators which may be set are 37-41 and 57-60.

can eliminate op ?

?

question of 19 bet question on

/ 2

Compare 01010

- 1. Bits 61-63 of the effective operand address replace I bits 27-29.
- If UM=0, the contents of bits 0-59 of operand address and AB bits 0-59 must be normalized before compare is done. Then compare is done as follows:
 - a. Operand bit 60 as modified by SM is compared to AB (s).
 - b. Operand bit 11 is compared to AB bit 11.
 - c. Operand bits 0-10 are compared to AB bits 0-10.
 - d. Operand bits 12-59 are compared to AB bits 12-59.
- 3. If UM = 1, no normalization is done and the comparison is done the same as above. Note that when UM = 1, there is no assurance that the comparison results are correct except when the mantissa signs are different or both numbers are known to be normalized.

The indicators which may be set by this command are 61-63.

AB & unchanged

atel

whathey

nter

does p

Shift Mantissa

· 1.

 AB bits 12 to 107 are shifted by the amount specified by bits 0-10 of the instruction. Bit 11 of the instruction as modified by SM determines whether shift is left or right. If bit 11 is 1, shift right. If bit 11 is 0 shift left.

If a 1 is shifted left past bit 12 of AB, the Incomplete Field indicator is set. If the amount of shift is greater than 96, AB bits 12 - 107 are set to 0.

incomplete

2. Indicators which may be set are 17, 31, and 57-60.

This command is independent of UM.

Add Exponent Immediate 11011

- 1. Bits 0-10 of the instruction are added to AB bits 0-10 under control of AB bit 11 and instruction bit 11 as modified by SM. Result replaces AB bits 0-11.
- 2. Indicators which may be set by this instruction are 36-41.

This command is independent of UM.

Add Exponent 01011

- 1. Bits 61-63 of the effective operand address replace I bits 27-29.
- 2. Bits 0-10 of the effective operand address are added to AB bits 0-10 under control of AB bit 11 and operand bit 11 as modified by SM. Results replace AB bits 0-11.
- 3. Indicators which may be set are 36-41.

This command is independent of UM.

STUN -> IBM lite 60-63

Divide Double

- 1. This operation is the same as divide except:
 - a. No round is performed.
 - b. The unnormalized remainder replaces MR bits 12-59. The modified exponent of the dividend minus 48 replaces MR bits 0-11,
 - c. The sign of the dividend replaces MR sign, and MR bit 60.
 - d. A 96 bit dividend is used.

Indicators which may be set are 30, 32, 33, 36-41 and 57-60.

Dissussion of 48 × 49 bit remanders.

Interchange Divide 10111

1.	This operation is the same as divide except that:		
	a.	A B bits 0 - 59 and A B (S) specify the divisor.	Mem is modified by SM
	b.	Operand bits 0 - 60 become the dividend	
	C.	AB(S) may be modified by SM before being combin bit 60 to determine the sign of the quotient.	ed with operand

Divide 10000

- 1. If UM=1, the All Ones Counter and Left Zeros Counter are set to 0.
- 2. The operand is specified by the effective operand address.
 - a. Operand bits 61-63 replace I bits 27-29.
 - b. If operand bits 12-59 is 0, set the Zero Divisor indicator (32) and omit the remaining steps.
 - c. <u>Normalize the operand</u>, If UM=1 the amount of shift is counted up in the All Ones Counter and Left Zeros Counter.
- **3**. Normalize the accumulator contents (AB bits 12-59).
 - a. If UM=1, the amount of the shift is counted down in the Left Zeros Counter. A negative result may occur.
- 4. The rounded and normalized quotient (Accumulator divided by operand) replaces bits 0-59 of the accumulator. AB (S) is set according to the original AB (S) and operand bit 60 as modified by SM.
- 5. If UM is 1, and the contents of the left zeros counter are greater than 0, Lost Carry Indicator (30) is set.
- 6. Indicators which may be set by this command are 30, 32, 36-41, and 57-60.

No quotient is produced if the divisor is zero. A zero quotient is produced if the dividend is 0. If the mantissas are not properly scaled in the unnormalized case (UM=1), the amount of misalignment is available as a positive count in the Left Zeros Counter. If there were more leading zeros in the dividend than in the divisor, the number is available as a negative count in the left zeros counter.

Note 1: that the mantissa of the quotient is rounded to 48 bits.

Note 2: Although AB bits 60-107 are not effected by this operation, they all assumed to be zero for determining the quotient.

Note: no of leading zoon is some in court in LZC.

Multiply 00110

- 1. The contents of the effective operand address operates on A B bits 0-59 and A B (s) as follows:
 - a. Operand bits 0-10 are added to A B bits 0-10 under control of operand bit 11 and A B bit 11.
 - b. Operand bits 12-59 multiply A B bits 12-59. The sign of the product is determined by operand bit 60 as modified by SM and A B (s).
- 2. Operand bits 61-63 replace I bits 27-29.
- 3. If UM = 1, the mantissa result truncated to 48 bits and the exponent result replaces A B bits 0-59 and A B (s).
- 4. If UM = 0, the normalized mantissa product truncated to 48 bits and the exponent result replaces A B bits 0-59 and A B (s).

Indicators which may be set are 36-41 and 57-60.

Note:

5.

The mantissa of the product is truncated to 48 bits after normalization occured.

Multiply Double 01110

1. This operation is the same as Multiply except the full 96 bit mantissa product is developed, which replaces AB bits 12 - 107, either normalized or unnormalized as determined by UM.

4

Cumulative Multiply 01100

- 1. The content of the MR register is multiplied by the content of the effective operand address.
 - a. MR bits 0-10 are added to operand bits 0-10 under control of MR bits 21 and operand bit 11.
 - b. MR bits 12^{-125}_{-59} is multiplied by operand bits 12 59 under control of MR sign and operand bit 60 as modified by SM. The product has a 96 bit mantissa.
- 2. The product developed in step 1 is added to AB in the same manner as a double precision add is performed. All conditions apply that apply to Add Double except SM bit has no affect on the add.
- 3. The final result replaces AB bits 0-107 and AB (S).
- 4. Indicators which may be set are 30, 34 41 and 57 60.

If an exponent overflow or underflow occurs in step 1, the proper indicators will be set and an invalid result will be obtained.

" multiplier" comes from memory

Load Double

1. Same as Load Single except that <u>AB bits 0 - 107</u> and AB (S) are set to zero in step 1.

Load Single 00001

- AB bits 0-59 and AB (S) are set to 0. 1.
- The contents of specified operand address is loaded as follows: 2.
 - Operand bits 61-63 replace I bits 27-29. a.
 - Operand bits 60 as modified by SM replaces AB (S). ь.
 - Operand bits 0-59 either normalized or unnormalized as specified c. if zero no reduction of \$8 in xponent by UM replaces AB bits 0-59.

Indicators which may be set are 37-41 and 57-60. 3.

Load With Flag 10001

1. This command is the same as Load except that operand bits 61-63 replace AB (S) bits T, U, V as well as replacing I bits 27-29.

Load MR 11100

- 1. The contents of the specified operand address is operated on as follows:
 - a. Operand bits 61-63 replace I bits 61-63.
 - b. Operand bit 60 as modified by SM replaces MR sign and MR bit 60.
 - c. If UM=1, operand bits 0-59 replace MR bits θ =59.
 - d. If UM=0, operand bits 0-59 are normalized and then replace MR bits 0-59. 64-123
- 2. Indicators which may be set are 37-41 and 57-60.