

J. E. Griffith

COMPANY CONFIDENTIAL

PROJECT STRETCH

FILE MEMO #49

SUBJECT: Timing Diagrams
BY: Mr. J. E. Griffith
DATE: October 17, 1956

This memo sets forth a trivial example of timing, using assumptions that are stated on the sheets. The purpose of this memo is to illustrate the basic method of generating a timing diagram which will be a function of all of the following:

- 1) an assumed machine organization
- 2) an assumed program
- 3) an assumed assignment for data in the memories

The timing diagram will display, in time, the machinations necessary to perform the work specified by the program, and when finished, it will allow one to measure the coupling constants between the three sets of assumptions stated above.

It is suggested, as a general rule, that timing diagrams be drawn on paper from which Ozalid reproductions can be made (preferably paper which will reproduce the grid lines).

Roger's Inner Loop: October 1, 1956 - J. E. Griffith

Notes on Timing Diagram

- μ sec 0.5 - Constants such as J_m should probably be stored in IM.
- 1.9 - FM reference for Instruction 2 is delayed in accordance with Rule 1.
- 2.1 - MM reference for α is stored at 2.1. Instruction 1 is assumed to drop instantaneously into decoder from which MM_1 is fired.
- 2.9 - FM reference for Instruction 3 is delayed by Rule 1.
- 3.1 - Instruction 2 drops into execution controls, but cannot actually start execution until μ sec 3.7.
- 3.9 - Instruction 5 is executed in level 4, thus it no longer exists at μ sec 4.1.
- 4.2 - Instruction 6 is also executed in level 4, Note that FM reference for next instruction does not start until bus has settled down at μ sec 4.3. Same is true at μ sec 3.1 and 4.5.
- 5.9 - FM RI started with the actual "store" operation.
- 6.1 - FM reference for 3' would start at this time except for FM conflict.

Rogers Inner Loop 10/1/56 J. Griffith

Time	0	10	20	30	40	50	60	70	80	90	100	110	120	130	
Main Mem			1	2	3	4	5	6	7	8	9	10	11	12	13
Main Mem 2					2	3	4	5	6	7	8	9	10	11	12
Main Mem 3															
Main Mem 4															
FM ₁	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.1	1.2	1.3	1.4	1.5
FM ₂															
FM															
AR															
Inst. Bus Time	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1.0	1.1	1.2	1.3	1.4	1.5
Decoder															
Execution Control															

FM Program

0.1 J_{in} → J₁

0.2 0 → S₂

1.0 R → S₂ X

Sub₂

Sub₃

2.0 MP → A

Sub₂

Sub₃

3.0 Add S₂

4.0 Store S₂

5.0 J=1, E → A

6.0 Tr to loop if J=1 not zero

Rules

- 1) Start FM reference for each instruction at beginning of last indexing operation on present instr (eg. use 2)
- 2) Main Mem RO can be initiated only from Decoder B, level 2 or below for both instructions
- 3) Main Mem RI can be initiated only from Execution controls for both instructions
- 4) FM RO will be started 0.2 use before end of present both execution (eg. use 4.9, 8.5)
- 5) FM RI same as Rule 3 for FM (eg. use 5.9, 9.5)
- 6) All address modification occurs in level 4
- 7) Instructions remain in Execution controls until execution is finished (eg. Inst = 1.0, 2.0, 2.0, 2.0 etc)
- 8) Assume a separate FM-to-bus and a Main Mem-to-AR & Decoder Bus.

Comments

- 1) The first two cycles are carried out to show general principles; cycle 3 should MM conflict
- 2) Rule 1 prevents "X-store Add X" type of conflict
- 3) Instructions will generally be decoded in the decoder while awaiting "end of program" signal from pres. instr.

Data Mem Assignments

Control	1	2	3
Data			
X	MM ₁	MM ₂	MM ₃
A	MM ₂	MM ₃	MM ₁
S ₂	FM ₁	FM ₂	FM ₃