

Feb 19, '58

Meeting at Los Alamos:

Celeno Miller Hwang Carter	Johnston Brooks Toorhead Suzanne	Cooke Odd Woods Frank	Blaauw Kolesky
-------------------------------------	---	--------------------------------	-------------------

Test Prog: July 1 Target date to have all specified - ~~etc~~
 [redacted] not in detail - may be promotion
 (Frank & Woods)

Blaauw: Command Set changes

Branch on bit draft: - any loc in memory,

Uncond branches 8 under Misc.

Branch on bit is no-op if half wd.

performed in order: set to zero first Then invert

- connect to accumulator only
- load with flags.
- bite size with connect - code conversion easier - insists ~~on~~ high order zeros.

P=progressive indexing

decimal, bite size = 4 , connect opns bite size = 8

MR - register,

Now in core storage - Mpcnd + remainder 12, 13

J=0 refps X16

I=0 means no index

- "Store zero" new half wd store inst.

- Refill word in Memory (any wd) cond. or uncond. (a Misc. form)

Transmit ^{+ swap} full words

upto
Transmit immediate: 32 half wds,

Swap immediate 16 full wds.

- Store address : direct format.

Rt. half of Transmt gives 18 bits only (not 19)

Store address doesn't work from accumulator — must put in index (anywhere)

- Rename (only now) $\times 0$

- Store V, C, R half word

Store index full word (uses 18 bit addr.)

Floating Single length leaving B unchanged

- add to memory Magnitude :

intg with cm sign field is "unsign" (pos.) in mem.
accumulator (magnitude)

Fl.PT. is signed can ignore sign. cannot make mem neg.
add same sign?

no load double with flag?

Store instr. etc & branch — any op code br. takes care of (1, b p/f/fn)

Rounding in Fl.PT.

(Soren) — to get rid of bias not precision of extra bit.
would prefer rounded 47 bits than unrounded 48.

Decrementing functions, etc.

Carlson — can't think of case where non-round. in 707 hurt -

penalty
gone round
add 20%
mpf 10%
div 210%

Fl Div. $48 \div 48$ does not assume norm.

~~operation~~ machine assumes normalized not — penalty is unknown.

Fl Store into Acc sign \rightarrow Sig bits neg.

Mpsy not, add not

\rightarrow Divide ~~the~~ single should be rounded if 10% penalty is all,
Divide double not.

Double then

Noisy Mode:

- add - preceding normalization at 47 & still want this.
- mpsy? div? \leftarrow do before here also if ^{most} convenient,
Next concerned with adds. others we use our judgement,
put in where most convenient.
- zero results: (zero)-(zero) no noise.

Suppose: 0 in acc give an add order. { no fast add in this case
exp. of 0 counts
question of -48 shift?

LA would prefer to omit shift.

i.e. assume 1 does ~~it~~ lie ~~it~~ just beyond end. - physical
not math.
zero.

Interrupt:

(Things one might want to know)

A. Disruption on Branch instruction

What is the result of the branch

① Where was branch?

② Where was branch to?

③ Was branch successful?

(1) What is in instr. counter

(a) successful branch (3 known) ① is in IC) (no need fixup is possible)

fix branches → (b) Branch Read ① ② ③

(c) Address loaded ① ③

(d) Jdx flag (Count + Br) ①

* (stop ~~start~~^{last} (IC))

B. On full word branch (Store IC)

Disruption Data write invalid address

~~stop~~ - yes, counting is done -

q: if a "no op" fixup - goes back to same instr or to next?

A - goes to same

Q: when does "fixable" occur? (A, occurs before branch.)

"enable" occurs (" after branch)

LASL would like to be able to put in all "no op" fixups - can't be done now.

(Inst. Reads - LASL doesn't like concepts -

IC or IC+1?
or

question: Two types of interrupts those which (a) happen at end (b) happen during.

→ one word fixups - drains look-ahead

- add to memory - can't do here - (underflow - clear to zeros)

Summary

(Sugars) Maybe a more conservative view is called for on interrupt

→ { one non-overlaid ~~overlaid~~ of instr.,
which do not make one lose loop-head if needed,

Q. Branch to address is there is interrupt? No.
so (1) is known in ~~(B)~~ 1(c),

{ Flag on index reg - count = 0 + flag off.
Set 5.3, 5.2 changed

Branches do other jobs - modify mem, etc. - you don't ~~need~~ know where you
came from.

- (1) ~~are~~ are these common? size of ~~area~~
- (2) does one need to know?

Principle: one would like to be able to find instr which did cause interrupt.
in any case without having especially coded for it

for ~~(B)~~ (B) - can branch be presented?

Interrupt after execution IC is advanced, then int
" during execution IC is adv. to next ~~instr in memory~~
(branch has become a no-op,

→ Try to prevent count from being stepped up if there is an
interrupt. Q, successful branch?

would like "data write" interrupt without inhibiting
the writer instead

Thursday:

Feb 20, '58

(6) Space Reg.

- would like to know as much as possible

Time lag for gont. bldg. is great enough that it --
(54 x 54 x 8 room)

(5) I/O :

729 ^{is Model} good slope (60 K tape)

x100 tape: not likely

x10 swift tape: - likely but may not be on 1st machine

auto changing? of tapes - not likely.

Printer: 150 l/m is all we can promise now
500 l/m not reliable

asked about Electronic printers, etc.

Plotter: profiles at successive times & read off differences
between curves written at diff. times, - a drift of 1%
what \oplus are willing to pay for extra precision?
reliability or day to day is important -

(Kleising) (?) auto. Prog.

no detailed plans until part made

Initial Programs:

(1) assembly prog. for 704-709 valid would convert Stretch Symbolic to Stretch absolute. — prepare initial testing progs.

(2) Simulator Debugging — execution of internal operations but not all I/O timing. — still questionable — very big job itself

(3) Supervisor Prog. — minimum.

(4) Fortran for Stretch. — no detail taught now
— early date vs. — fancy system.

assembly "709 load & go" system — symbolic even dumps —
~~variables~~ variations

Language of assembly: — new ideas not complete —

Name	Object	prog. must keep track of these,
X Y Z	Instruction loc. Data areas defined	{ Fl. pt. variable, no. of words Fixed pt. variables, bits, sign, decimal constants }
XY	Data register, 2	

Example of dstrs written

$IXWD \rightarrow XZ$	(load index direct)
$IXWD(XY) \rightarrow XZ$	" indexed eff. addr.
$IXWD \rightarrow XZ(V)$ $\rightarrow XZ(V, C, R)$	load value

XZ \rightarrow IXWD

store index

XZ(V) \rightarrow

XZ(V) + INCR

(means \rightarrow XZ(V) understood)

J(V) = CON(I) a-test i.e., "Is J(V) equal to CON(I)?"

IXP=0, PQR \rightarrow *

Branch PQR goes to IC

+A

add to accumulator

(objection) make machine "too easy" — one never learns of code opinion (LA prefers mnemonic codes. naming of symbols variables too early -)

\Rightarrow Plea to be able insert ~~hand~~ hand code sections into auto-code
Important codes are now hand coded — Plea
no. codes being written in Fortan is large.

\rightarrow No. of symbols very important.

(1) Schedule when things are ready. — very important.

one-to-one assemble & debugs — first a " —
primitive system — some as puts codes used for inner loops.

Request LA make a proposal as to what LA wants to do, IBM
does, amt of cooperation, what progs. be written.

\rightarrow Ed. Voorhees will write letter to Herring by March 19

(Contd) Crude Supervisory Prog.

one prob. program, "to do":

- (1) Manual expansion
- (2) taking care of "stuck" progs
- (3) interrupts not specified
- (4) protect itself

Signals: 2 dozen


- (1) routine e.g. loading
- (2) not preplanned: e.g. debugging

OPS:


STOP & START

1. Resume PP
2. Release PP all I/O stopped also.
3. Stop PP stops CPC, I/O finish, saves interrupts,

ENTER & DISPLAY



Load and Dump



Debugging

Over PP area

Execute

single Step PP

Search PP (static or dynamic)

Whichever

Leave Whichever Mode

Others:
change source
change destination

ignore

end of item

End of message

Cancel

Backspace

Sense Sensors:

Set by & read by machine or operator

→ Max 2000 words supervisor space is max LK will allow.

Same I.C.

→ (Suzans) Renegotiation meetings will be coming up

IMO's giving extra man - a big bargaining point - (32 K, 4 boxes)

1957 year end report was promised - talk into waiting until July. - will start then
"Rostertrading" at work string level.

(Suzans) Console:

A. Normal Use of Machine

1. Dynamic s - pot. has on-line output which allows operator to decide on next probe to be done. (interpretive console is O.K.)

2. "change of plan" - wants a buffer to clear etc before sending in.

B. Debugging

1. program - "high priority" debugging - real time is the important job.

2. machine - part of engg. console.

Switches & bits. - two-way - difference Sect II.

- want impact - fast interaction not in exchange channel.

0 site
↳ + set to one
↳ - neutral machine
↳ - set to zero

few hundred millsec time --
- second Time scale

- operator must be able to write a 1 & it is read a 1, etc.

- bits in memory are not equiv. to these switches.
bits must be tied to bits

→ Branch set to zero if on these, should be followed by "write console" & set bits. — an administrative decision - not wired in?

(B.I. a small version of what Ted described)

Slowness of typewriter display AC, MQ, IC.

Display of arabic digits of cathode ray tubes?

⇒ LA wants 64 switches (32 are felt too small) { really n inputs
not 2^n

objection to strip switches - (1) typewriter is better but can change one switch
(2) error causing at a time
(3) lot of space

LA proposes

64 sense switches & lights

64 more sense lights (or CRT tubes?)

- register display - important
- (an output register pointing directly from mem in hex, mortal,
an emergency use.
(3 words code to do this is o.k., Read, copy etc.)

→ to interrupt machine when disabled - a need. (TSA will look into)

Load button

→ would like punched paper tape involved with typewriter;

- get an infinite buffer, but a time lag between punch & reader.

(FDM has failed to give typewriter to do formula coding -

LASL will have one made which will use paper tape, either off line or on line.

a buffer would be better.


a paper-tape reader adapter

(Brooks) present design.

1. Inquiry station } operated by 1 person or 2 people,
2. Console }
3. Display

propose: 3 Rotary switches 128 points - lightly detented pseudo-potentiometer - no scaling necessary.

console 3 words (can copy 1, 2, or 3)



a unit signal on each of 3 panels (all same)

Next Meeting.

May 6, 8 — Front - W. Corp. Conf.

Schedule: Exchange long list

Basic congealing,

Nov - still date --

→ { "inches of W work"
when can we give final answer,
ask Lowell,

applied prog.

finance

mbt. ext

M&L line

(sum exec.)

4 way shift,

blocks



review I-Box with Foss

- (8) (11) (11)

- Working
- 20 29
- Test

I/O effect on Mesh prob

102634230