

LASL - IBM Meeting, June 11, 1957

- components
- machine organization
- look ahead code
- exchange

H. Musalle	Calson
S. Russell	Szozors
W. Wolansky	Wood
Brooks	E. Vothers
Bukholtz	Kolafsky
Screeny	
Cooke	
Griffith	
Blaauw	
Codd	

(Russell)

Circuits group has been moved -

Tape program " "

Components:

- production questions. NPN, PNP, transistors.
- fabrication techniques.
- mem. program - looks drivers -

Safety margins in circuits are great - can use present slow transistors - packaging.

Schedule

1. broad organization of compute
2. internal organization - machine performance for specific problems - instr. set,
3. instr. set needs to be broadly used (avoid 701-702 type split)
 - auto prog - common.

organization. "3 in one Study"

1. LASL
2. Extension to "Commercial" machines,
3. Harvest

- Standardized:
 - transistors good for any machine,
 - circuit designs
 - memory - expect to standardize
 - external equipment & communication -

question of ALU - Bus system.

~~Decoder~~ Decoder - common
Registers - common

Ful Books:

Registers - very expensive but not specialized.

Components: B R S H

LASL	B + S
BusShp	B + H
704 typ.	B + R

however R \rightarrow 0 in decisions

B variability - flexibility

define B :

1. variable field length

2. variable byte size 1, 4, 6, 8 bits


(decimal - alphabetical)

(but any binary combination is possible.)

All arithmetic & logical ops.

Floating Point System.

Harvest Streaming:




conclusions: 1. B+H is separable with only about 5% (20% for S)

2. variable length use combinations of 1, 4, 6, 8,

Serial is fast for ~ 20 bits or less,

Parallel " " greater than 48 bits, - parallel would take more


hardware. Serial = $\frac{2}{3}$ parallel



B machine uses three registers for arithmetic ops,
S uses same registers.

H can be attached to B - serial bus or to Reg, (parallel reg.)

($\sim 3.0 \mu s$)
(16x2x4 serial float
 $\sim 0.6 \mu s$ parallel)



Registers available

B has one inst, look ahead

S has more --


How does machine appear to programmer?

S will do fl. with very fast parallel. B does all other as serial.

a prog. written for B would run on B+S except faster, ^{serial} fl. ft. hardware would be ~~the~~ waste

Similarly B+S prog. can run on B with some interpreter subroutines.


Inst. format, postulated




3 has derived addrs.

3 shift register - addressed operand can be shifted w.r.t. accumulator

Floating WD format



Doubtless; index word




(increment
in this position)

question: geometric indexing


pre-store, post-store

(wake)



for Ring-store orders test compare or not vs. wds in p. mem.

parameters



get effective poststore
post-store -

No. look ahead 1, 2, 4, 8, ..., 32

Mem. times separately (table lookup)

auth. times

base time 0.1 & up.

index time


index levels 1, 2, 3,

2nd day?


Tuesday June 11, 1957

Changes in Exchange (Backplane)

Cross pt. switch



new system can handle 10 channels as well as all - more flexible,




assumes only 1 instruction counter (not a dual computer.)

(Carlson)

① I/O Computer (Secondary) (Simultaneous Opn assumed)

1. radix conversion fl. bin. \Rightarrow fl. dec.
2. interruption buffer to main computer
3. Decimal arith., prob., -- data processing --
4. Search & Sort,
5. Code & Data Transfer

another possibility



where 2 is masked on interrupt - 1 is not.

dimension: masking example when we are in an interrupt subroutine
we don't want to be interrupted again,

Addressing : (constant) floating point - more general than

A = mathematical symbol

a, b, c, \dots parameters

$C(A)$ = value of symbol

$(A, x) = f(x)$

x = variable , A = base addr, \leftarrow now needs range only
than few hundred.

$(A, x_1, x_2, \dots) = f(x_1, x_2, \dots)$ for of several variables

$C[(A, x_1, x_2, \dots)]$ = function table dimensionality

Index reg equal to variable

current value	Δ	variable count	count
21	21	11	11

Limit = $n^{\prime}1$

or can set $n=0$

& count n' down

problems

1. Addressing one or two words? (index of increment)
2. count or limit in index?
3. base address (small no. or large no.)

1. Is it acceptable to have instructions of the pre-load, post-store, ~~pre-store~~ type apply to floating point type instructions only.
2. Is it a sufficient advantage to have only multiple accumulator operation and not pre-store, post-store, pre-load operations.
3. How large should the second address be. (*what size*)
4. Is it acceptable to have geometric indexing for floating point operations only.
5. What is the smallest number of index registers acceptable, for geometric indexing. What is an optimum.
6. If there is a choice between geometric indexing and multiple accumulators, which is preferred. (*second addressing no. gen., ind.*)
7. Would it be desirable to address high-speed registers both as geometric indices and multiple accumulators. *possible to share part each way*
8. If the operand address would not span full memory, what size of address would be acceptable. (*base address*)
9. On the same assumptions, what maximum index address would be desired. (*i.e. span full memory*,) most extended version of STRETCH word address
10. Is it acceptable to concentrate the effort of obtaining very high-speeds upon floating point arithmetic rather than other data manipulations. *← (can go as high as 2 or 3 μs variable field store)*
11. Is the floating point format acceptable.
 - a. Mantissa 48 + 1
 - b. Exponent 10 + 1
 - c. Tag bits 4
12. Is a zero tag bit acceptable if it would speed up operations.
13. If it were possible to use and specify variable field length floating point operations, would this be useful. (*in one order*) for memory space reasons mainly - less speed

identical zero. (e.g. input data)

cancellation of mantissa

Discussion of question list:

→ input, code conv., input/output

{ examine these in detail
coding of problem

a writeup on chapt 5 - 6 will come out next week