

Report ~~on~~ on Pough Meeting

Agenda of Meeting

1. Significance (anti rounding)
2. Fl. Pt.
3. Data Word Format
4. Addressing
5. Inst. Wd. Format
6. Indexing
7. Selectors

Sign: s, σ 1 bit

Indicator: i 1 bit

Exp: 9 bits

Mantissa: 48

"Programmer's bits": 4 bits

replaces old $E + I$
 $E = (\sigma = - i)$ of
 $I = (\sigma = + i)$ of

add	E	X	e
E	E	E	E
X	E	*	X
e	E	X	e

where * = X or E or e

mant = 0

exp. > 0

no. of leading zeros > n

mpy	E	X	e
E	E	E	e
X	E	*	e
e	e	e	e

where * = X', E, e, or exp > 0


dir	E	X	e
E	E	e	e
X	E	*	e
e	E	E	E

no unnormalized opns. as such
 $* - \frac{0}{0} = \frac{x}{0} = \frac{0x}{00y} = E$
 ↑
 no. of lead zeros

Optional Breakin on (no unconditional b.c.i.a.)

1. E generated in missing register
2. e generated triggers register
3. improper divisor summary register (for options declined)
4. for E * e
5. for $\frac{E}{E}$ and/or $\frac{e}{e}$
6. for $exp > L$ L not. necess. a power of 2?
7. for $exp < -L$
8. mantissa zero on add

Recommend: $i \equiv z$ indicator, $0 = 0$, $1 = non\ zero$
 auto. breakin on overflow.



prog. bits do not go into arith unit
 vocab. for handling prog. bits.

	S	0	(exp)	(mant.)	(prog. bits)	Z
Fl. Pt.	1	1	9	48	4	1
Fixed. Pt.	5	(add. prog. bits?)		48	4	1

Log. Wd. XXXX XXXX


also has two modes? sign or no sign

Log. opns here:

1. bit address
2. field length
3. D loc. of wd.
4. receiving reg. starting (bit) address


get shift + C.A / a ors + mds?

Instr. Wd. format:



The D, T1, T2 can be rearranged for different classes.

addressing no. system




00000 ≡ no address C(0) = 0

Indexing:

1. direct: $C(D + C(T_1) + C(T_2))$ (calling out no.)
2. Immediate: D and T1 and T2 (45 bit no, as fl. pt. no.)
3. Immediate: $D + C(T_1) + C(T_2)$ (effective address, 21 bit)
4. Two address: pre store
5. post store
6. $C(T_2)$ instead of acc. $[C(T_2) \rightarrow acc, \text{opn}, \text{result} \rightarrow C(T_2)]$
7. Indirect addr:
8. Bit address (20+6=26)
9. Mult. tags: tags of 12 bits, as many as 5 - has been dropped?
10. Mult. tags: (geometrical addressing)

(see next page)

Index addr. format




$$f(x, y) \quad \begin{matrix} \text{base} \\ \downarrow \\ f + x + y \end{matrix} \quad \begin{matrix} \text{tags} \\ \downarrow \\ x + y \end{matrix}$$

$$g(y, z)$$

21 bits: each bit corresponds to one of 21 index regs,

Same as 704 except with add not log. add.



and base addr. is in 1st regis.

also increments (-1) to give x-1
 $c(a) = -1$ for example gives ~~addr~~ addr $f+x+y-1$

gives block transfer to index regs.

Selectors,

(look into!)


$$A \cdot B \vee A \cdot \bar{C} \vee B \cdot C$$

scanning? all at once

more generally by using any 3 registers

A, B, C are any bit address in memory, or any trigger

α	$T_1 \bar{A}$	$\alpha+2$	
$\alpha+1$	T_1		$\beta \rightarrow \text{true}$
$\alpha+2$	$T_2 \bar{A}$	$\alpha+4$	
$\alpha+3$	$T_2 \bar{C}$		$\beta \rightarrow \text{true}$
$\alpha+4$	$T_2 \bar{B}$	$\alpha+6$	
$\alpha+5$			
$\alpha+6$	$T_2 \bar{x}$		$\rightarrow \text{false}$



any 1 or any 0
 all 1's or all 0's
 count no. of 1's or 0's
 count (when) first 0 or 1 occurs.