


ROGERS INNER LOOPS (2) : (ONLY INNERMOST* IS CODED & TIMED)

9/20/56



CODING

```

0.1a  Jm -> j'
0.2f  0 -> S2
1.0a  RESET ADD  α
      SUB j
      SUB j'
2.0f  MPY      A
      SUB i
      SUB j'
3.0a  ADD      S2
4.0f  STORE    S2
5.0a  j' - 1 & TEST
6.0f  IF NOT ZERO, STORE, TR TO 1.0
    
```

STORAGE ASSUMPTIONS:


1. CODE IS IN F_a & F_b (FAST: .5ms)
2. α_a & A_a STORED ALTERNATELY IN S_a & S_b (SLOW: 2ms)
3. J_m IN F_a
4. S_2 KEPT IN EITHER F_a OR I_M (depending on case)
5. j', j, i KEPT IN I_M (INDEX MEMORY)

9/20/56

ROGER'S INNER LOOP: S_c & S_d ARE UNUSED


CASE 1 (FW INSTRS., FW DATA, S_2 STORED IN F_a)

BASIC CYCLE TIME = 5.125 μ S.



9/25/56

ROGER'S INNER LOOP



ROGERS' INNER LOOP (FW INSTRS., FW DATA, S₂ IN IM)

BASIC TIME = 4.3 μ.S.


9/27/56

ASSUMPTIONS:

1. WHEN D₁ EMPTY, MAKE REFERENCE FOR NEXT INSTR.
2. IF C(D₄) ≥ 2 μS OLD, WHEN D₄ FIRES, D₃ → D₄
3. HOUSEKEEPING INSTRS (H) ARE DISCOVERED IN D₁ AND CAN ENTER HOUSEKEEPING CONTROL (D_H) AFTER BEING IN D₁ FOR 1 μS. INSTEAD OF ENTERING D₂.

DECODER:

- D₁: EXAMINE INSTR., START FORMATION OF EFF. ADDR. AFTER .1 μS.
 - D₂: FINISH EFF. ADDR., FIRE MEM. FETCH
 - D₃: —
 - D₄: FIRE EXECUTION OF INSTR. FIRE MEM. STORE.
- MINIMUM RESIDENCE IN D_i IS .2 μS.




10/1/56

$$\sum_{j=0}^4 a_j \rightarrow S_a \text{ (worst case)}$$

ASSUMPTIONS:

1. AFTER D_1 IS .1 μ S "OLD", FIRE FOR NEXT INSTR.
2. IF $C(D_4) \geq .1 \mu$ S "OLD", WHEN D_4 FIRES, $D_3 \rightarrow D_4$
3. "H" INSTRUCTIONS ARE RECOGNIZED IN D_1 AND CAN ENTER
4. WHEN TX DENIED, D_1 IS RESET

DECODER: D_1 - EXAM INSTR.; START EFF. ADD.
 D_2 - FINISH EFF. ADDR, FIRE MEM. FETCH (ABS ADDR. - 1 μ S, MOD ADDR. - 2 μ S)
 D_3 -
 D_4 - FIRE INSTR. EXECUTE; MEM STORE FIRE.



CODE	
0.1	J \rightarrow j
1.0	ADD $\alpha_{sub j}$
2.0	Tx 1.0 Δ_j
3.0	STORE (S_a)
4.0	-

WHERE $\Delta = 4N \pm 1$

BASIC LOOP $\approx 1.0 \mu$ s.
 ARITH = 8 μ s.
 EFF = 80%

$$\sum_{j=0}^4 a_j \rightarrow S_a$$

10/4/56

ASSUMPTIONS:

1. AFTER L, FIRE FOR NEXT INSTRUCTION
2. IF $C(D_4) \neq 1$ S. "OLD", WHEN D_4 FIRES, $D_3 \rightarrow D_4$
3. IF INSTRUCTIONS ARE RECOGNIZED IN D_1 AND CAN ENTER
4. WHEN TX APPLIES, D_1 IS RESET
5. A D. REF. TO $IM(j)$ MAY NOT FIRE UNTIL REFS TO $IM(i)$ FROM PREVIOUS INSTRUCTIONS HAVE BEEN COMPLETED.

DECODER: D_1 - EXAM. INSTR; START. EFF. ADDR.
 D_2 - FINISH EFF. ADDR; FIRE MEM. FETCH (ABS. ADDR. 1 μ s.; MOO. ADDR. 2 μ s.)
 D_3 -
 D_4 - FIRE INSTR. EXECUTE; MEM STORE FIRE (1)

