

# Detailed instruction breakdown Steps in Execution

## Floating load

- |     |                                                  |     |
|-----|--------------------------------------------------|-----|
| 1.  | I Box Memory address Bus (fetch by IC to $Y_1$ ) | 0.4 |
| 2.  | Mem bus Control Unit + Bus in                    | 0.4 |
| 3.  | Memory Read out                                  | 1.0 |
| 4.  | Mem bus out, Control + Control Bus out to $Y_1$  | 0.2 |
| 5.  | Checker $Y_1 \rightarrow Y_2$                    | 0.4 |
| 6.  | Read out $x_{mem}$ $Y_1$ , Read out $Y_{1L}$     | 0.4 |
| 7.  | Add + put in $ZR$                                | 0.4 |
| 8.  | Send IC, etc, to LA                              | 0.4 |
| 9.  | I Box Mem address bus (fetch operand to $ZR$ )   | 0.4 |
| 10. | Mem bus Control + Bus in                         | 0.4 |
| 11. | Mem Read out                                     | 1.0 |
| 12. | Mem bus out, Control + bus out to LA + $Y$       | 0.2 |
| 13. | check operand =                                  | 0.4 |
| 14. | Start arithmetic operation if possible.          | 6.0 |

(Refer to timing chart)

## Load index

### From External Memory

1.	I Bx Mem address bus (Fetch ZOA to Y <sub>1</sub> or Y <sub>2</sub> )	0.4 $\mu$ s
2.	Mem. Bcs Control, Bus in, Mem RD, Bus out etc	1.6 $\mu$ s
(over 1/13) 3.	Fetch Index per Z <sub>5</sub>	0.4
4.	Check & send X to LA	0.4
5.	Check Y to X	0.4
6.	Clear Index per Z <sub>5</sub>	0.4
7.	Store Index per Z <sub>5</sub>	0.4
8.	Send Ind Regs to LA	3.2 $\mu$ s

### From Index Memory

1. I Bx Mem address bus (Fetch ZOA to Y)
2. Fetch Index (X Mem to X)
3. Check X to Y
3. Fetch Index Index per Z<sub>5</sub>
4. Check & send X to LA
5. Check Y to X
6. Clear Index
7. Store Index
8. Send Ind to LA

also go thru Incr, Count, & Refill