

Notes taken at "Stretch School"

Orientation Course

Mon. am.

Feb 16, 1959

E. Cowen . Introduction

9000 total in Poughkeepsie
5500 Manufacturing
3000 Eng., PD-Res.
500 educ - prod test - CE's
etc.

M. Shales :

unique approach - since 701, a cadre (12 regional people)
preparing specialists.

- announcement will not be Apr 1, "for some time"
consent decree

special systems - delays, cost

official position - we will discuss special systems with a customer - a serious discussion,
present STRETCH plan. - can discuss LA STRETCH with

whether emit, exactly ~~at~~ LA STRETCH or some other hasn't been decided.

Dr. D. Newton will be Mtg STRETCH man.

S. Dunwell :

- a really high powered computer

- a new technology to be used throughout IBM
7090 - 7090 minus, cards, etc.

- part of system running now

- runs 256,000 ops cycle $\frac{1}{4}$ sec.

auto error cor. now working for most part.

some things were done on interim basis - will be fixed on later pass,

~ 250 K Transistors.

automatic error correction.

Pending:

recall days of 701

| Electrodata was building CPC
| people wanted drum machine.

now Honeywell
Transistors are heritage

→ stopped producing after 2003
were year behind on 704.



only IBM could have done this job.

contract first, then figure out what to do, } STRETCH was unique
then figure mkt. & pricing afterward. - }

General design objectives \leftrightarrow compromises
how did we get to where we are.


Sinergy:

SMS Cube



I/O equip.



single or 2 high



service from 2 sides

~~Handwritten scribble~~

Rolligon



more density needed
- double card

single slide



16K mem / frame, 30" x 56"

Screening: Speed & Generality:


overlap: I/O & compute
universal accumulator.

10-15%

addressable registers,

index registers: 3 too few (inf. no. wanted)

started with 4096




old format

sum T₁ & T₂

also a limit.


5 more tags.



next consider 2 address instr.
 Then consider 32 bits, drop to 2^{18} words, } for speed
 2 instr/word, 20% fewer instrs - }
 16 instr regs

Index: generality would like.
 Value / Incr / Compare / Tr. address / Refill

close V C R
 most common +1 -1



pay for generality with time,

String of bits,
 VFL

Automatic monitoring seq. H format

Symmetry of sign control & (normalized)

Brooks: philosophy

goal 100 times & corresponding memory (10x?)

Some pubs can't be had.

Cost per opn is lower.

General purpose: - computing & data processing & integrated or real time

(can be slow
 real time)

why not special purpose machines.

- non-specialized parts make up majority of cost.

STRENGTH more new technology-generated than prob. generated

organization:

parallel op.

- lookahead on same prob. not 2 probs.

Instr. Set. 20% fewer

More efficiency of bits,

programming cost,

- cannot foresee what people will do,

systematization. (symmetry

5 times as many things can be done than 709
with 40% fewer instrs.

Avoid specialization at expense of generality

(can't foresee all uses.)

not a "super 704",

eg. editing are not so slick as 3 "converts" on 709 & many others

eg. interrupt not fixed to one type of fix-up.

eg. console - buttons,

but some cases have put in special ops. for common case

eg. sq. root; @ addr, C+ B

new techniques will replace some of old

- emphasize reliability & serviceability,

multiprogramming;

since cost for speed ↑

also hardware rent ↑ (cost per sec)

- I/O overlap

- interrupt

- multiprog, - can go to next task. & leave stopped prob.

requires: (1) interrupt system

(2) address protection

flexibility

→ "power rather than protection," fundamental assumption

waiting now becomes man time not machine time.

- closer ties between man & machine - man looks at special case.

Mems 2^{14} wds 2^{20} bits

can get 16 mems.

2^{18} wds 2^{24} bits.

Disk --- will replace many of small tape jobs.

Noisy Mode

1. Low speed
2. distinction of attack - power

- too fast
- prog examples not enough
- manual
 - bit format

comparisons w/ other machines

instr. times

← jump

speed of progs low-level + triple precision.