

Series of Discussions with Engineers concerning changes possible in STRESCA

7000-X meeting :

Wfspar, Blaauw, Keldy

Dec 17, 58

Prerequisites?

Sigma Bus: 1 frame handles 6 memos (not 4 memos)

2 def no. or 2 2ns.

Sigma: I Bus all patches (3 reg.)
LA all stars

1 ch in. addresses 20 diff

300 Tra. per line?

no box

B. Exch. (10K Tra.) — requires 4.5 ms service.

H.S. Exch. ←

Tr Savings?

Computer.

no register in bus now.

3400 Transistors

in Sigma Bus.

(14K Harvest org)

Similar was cut to 2500 Tra. — change Tra.

3000 Transistor — spare at 7000-X
not incl checker

~2000 Tra. for checker (with own registers) — could go to 1500 with other ~~reg~~ reg

Time Savings?

(gates are expensive)


yes 1 Transp cycle to get a

1 " " " " to get out

would ~~not~~ save ~0.2 us on each

→ might be able to check in parallel & not

add 0.4 ratio. (ref. fig. 2)



If there were 2 boxes interleaving?

- add back busy triggers

every channel has ~~no~~ ~~clears~~
(no chans) * (no instrs.)

have $(3 \times 2) = 6 \times 10 = 120$

instead $(5 \times 6) = 30 \times 10 = 300$

Time savings
about the same

Design Effort:

small, especially

now we have incits,

- do have to "balance", etc.

- some ideas would be used.


- equipment for 2 mem speeds - also considerable

checker \notin not separate for fetches + stores, ...

(also by making slower - don't have to pipeline, made cheaper)

present trouble - too many gates off some registers

- all registers would be put on some bus checker?



7000-X Meeting

Dec 17, '58

Hipp: Serial with unit
Lou King, Kalesky, Deacon

H.S. 13,000 Transistors incl. controls,

~~1000~~
Mpy: add 4 shift.

question of combining $\Delta(f)$ and A-B? - not good idea,
already too many gates etc on A-B.

- cutting out cross-wd boundary work would be big saving.
- counts or connects - cost a lot.

- VFL is now $1\frac{1}{2}$ frames.

for data flow, with unit, controls (H.K. etc)

- checker $\frac{1}{2}$ frame

~~gates~~
A, B, C, D

Fl point 2 frames

"gates"

~ 32K

may be low.

~ 33K
trans.

Speed: 0.5 μ s/byte

- "light" - may be influenced below this - distance, etc.

[Regs are detailed, data flow being detailed, controls are worked out not being detailed yet

7000-X:

Floating Point Arith Unit

Dec 17, '58

McSorley:

H.S. Mpy remove & do in address - different decoder & control. Some about $\frac{1}{4}$ of tra.
 Mpy would be ≈ 9 or $10 \mu\text{sec}$. (Average due to no of $1/2$ + $1/2$ adds when there are changes from $1/2$ to $1/2$.)

Div could stay as is or be same as Mpy.

Entire F.P. unit at present

question of restricting no. of shifts? - not a big saving, but some.

2 Transistors per bit. 200 Transistors to remove 1 shift

- at present have

shifts of $\left\{ \begin{array}{l} \text{left } 5, \\ \text{left } 4, \text{ left } 3, \text{ L2, L1, 0, R1, R2, R3, R4, R8} \\ \text{left } 6 \end{array} \right.$

≈ 2000 Tra.

used for VFL

question: reducing addn. to 48 bits

- would cost time in double precision

- mpy wouldn't be changed too much

- some added control complexity.

(would have to redefine single precision.)

- divide would be slowed ~~down~~ down - or have another place to store - more compl. controls.

(can cost as many as 4 passes thru adder on 2nd-around-carry.)

0.6 μs per pass.

26K Tra. without adder ^{26K} (300 cards more) + checker ^{23K}

close to 540K at end. 238K

not sep. frames

reg shifts (slide
 addn "
 mpy "
 controls mic "

- register-shifter could be cut in half - but very messy, on normalization.

question: using AB as working reg.

- slower - longer connections.
- can't modify registers in some cases while checking is being done.
- cum. mpy would be problem.

HS Mpy: $\text{38K} \rightarrow \text{28K}$
Transistors

addr in half: $\text{28K} \rightarrow \text{26K}$
(40 bits)
R00 Trn)
220

Engineering effort? depends on amt. of change

- just cutting out isn't bad - but impact might not be enough, - so that redesign would be in order.
 - with some general principles would still save a lot of time - to use std cards & circuits.
-

7000-X:

Hallaran: I-Box design

Dec 17, 58

Buffer Reg.

probe of "no-oping" - can't store old information
would have to count.

- one mem. - simplifies

most of I-Box gain in extra Y reg & in controls. - extra
sequencers - guessing or decode instead of taking extra cycle.

VFL requires variability, FLPT requires speed ← could
4 sequencers here no change 4 sequencers here simplify here

need two Y's on Transmitt cross-wd boards.

having exchange mem. - would make little change in I box,
X mem, ~ 1000 Tr & cores.

~ 30 K Transistors

new ~ 35 K Tr.

registers all different - some wastage
controls were underutilized ~ 5K
16 panels, not incl interrupt

one mem at a time

- hurts bad time-wise.

- would try for synchronous to mem - very straightforward.
exchange

- wouldn't make paths as tight - "fat" and "circuits" now to slow

redesign? - data flow would be similar - would not be big change.

common checker? - would be more efficient to keep.
- still have residue casting out 3.

Interlocking 2 memos? - ~~I box~~ I box did not pay attention
to this now - (half micromem)

- if one can't depend on word coming back - there is no
saving if one has delay. - question of exchange.

- Fetching from single ~~other~~ location.

- not separate address for I.C.

- index address itself could be some simpler. - still parallel
serial carry in hardware
to check?

Tr. count? hard to guess, reduction. still ~ 30K Tr. if we
use present I.Box
22K but flow same

Redesign: - redesign would be much less than starting from scratch.

What versatility cost most?

- ~~proposals~~ - progressive indexing
- all full word instrs.
- crossword boundaries
- interrupt system
- different length fields
- causes lot of testing
& loading & etc.

peculiar → - geometric load 750 Tr.
- Transmit-Swap (all in controls)

peculiar → - Rename hard to no-op.
- Execute + Execute Indirect
protective devices
boundary compare
(hard to control)

can cut Z registers in half. (had separate, and tag registers duplicated too,)
 but would hurt performance - even old Basic would love it.

Old Basic had only one Y reg: (was in + out)


Probably can't change I Box much + keep 15-20x performance.

Registers are not expensive if they have simple gating.

Dirac:

Look Ahead.

1 Box



present Look Ahead

8K per gate

Total ~ 22K

remove 3 levels: 9850

= ~ 6K

a one level LA