

Series of discussions with Engineers concerning changes possible in synchro.

DOCO-X meeting

Ulfspoor, Blaauw, Keldy

Dec 17, 58

Present status?

Sigma Bus: 1 frame has 6 words (not 8 words)

Sigma: I have all fields (3 reg.)

LA all words

1 char. address no diff

300 Tr. per line?

no box

B. Ext. (10K Tr.) — requires 4.5 ms. interface.

H.S. Each. ←

To Savings?

Computer.

no register in bus now,

(14 K Hardest ones)

34 M. Transistor in Sigma Bus.

Bus width cut to 2500 Tr., no charge time.

3200 Tr. Transistor — guess at DOCO-X  
not final check

~2000 Tr. for clocker (with own register)


Time savings? (gates are expensive)

— could go to LIFO  
with other ~~register~~ memory

yes 1 Triplex cycle to get a 0.5 ms.  
1 ms. " " to get out 2 ms.

should ~~say~~ more ~0.2 ms on each switch.

→ might be able to check in parallel & wait  
add 0.4 extra. (ref. fig. 2)



If there are 2 boxes interleaving?

- add back busy triggers.

every channel has ~~one~~ decoder

(two channels) (no inverts.)

time savings  
about the same

$$\text{original } (3 \times 2) = 6 \times 10 = 120$$

$$\text{instead } (5 \times 6) = 30 \times 10 = 60$$

Design effort:

small, especially  
now we have inverts,

- do have to balance, etc.  
some ideas now to use.



- equipment for 2 mem speeds - also considerable

checker is not separate for fetch & store.


also by making slower - don't have to pipeline. made cheaper

present trouble - too many gates off some registers

- all ~~o~~ registers would be put on one bus buffer?



[or] ----> could go to checker.  
----- & back'



7000-X Meeting

Hipp : (Serial auth unit.)

Lou King, Kaley, Beaure

Dec 17, '58



HS. 13000 Transistors &c. controls,

Mug : add & shift.

question of ~~for~~ combining S,(f) and A-B ? - not good idea,  
already too many gates etc on A-B.

- cutting out cross-wd boundary work would be big saving.  
- counters on connectors - cost a lot.

- VFL is now  $1\frac{1}{2}$  frames.

for data flow, auth unit, controls (14 bytes etc)

} "quadratics"

( $32K$ )  
more,

- checker.  $\frac{1}{2}$  frame

\* ~~1000 bytes~~, ~~1000 bytes~~

may be  
less,

- El Point 2 frames.

$\sim 38K$   
frs.

Speed:  $0.5 \mu s/\text{byte}$  - "tight" - may be influence below this - distances, etc.

[ Regs are detailed, dataflow being detailed, controls

are worked at not very detailed yet

7000-X:

## Floating Point Anti Unit

McSorley:

De 17, '58

H-S. Mys remove & do in adder - different decodes & control. Some about  $\frac{1}{2}$  of tra.  
Mys would be ~ 9 or 10 usec. (Carry due to no of 1's to 1/2 adder when there are changes from 0's to 1's.)

Dot could stay as is or be same as Mys.

Entire F.P. unit at present

question of restricting no. of shifts? - not a big saving, but some.

2 Transistors per bit. 200 Transistors to remove 1 shift

- at present have

shifts of left<sup>5</sup>, left 4, left 3, L2, L1, 0, K1, R2, R3, R4, R8  
left 6

~ 2000 Trs.

used for  
VFL

question: reducing adder to 48 bits

- would cost time in double precision

- myy wouldn't be changed too much

- some added control complexity.

(can cost 0 as many  
as 4 passes thru  
adder on 3rd-  
around-carry.)

0.6  $\mu$ s per pass.

- divide word be stored ~~down~~ down - or have  
another place to store. - more complex controls

26K Trs. without adder<sup>16K</sup> (300 cards more) close to 570K at end.  
& checker (31K)

not sep. froms

reg shift (slide  
addr  
myy  
control mdc "

- register-shifter could be cut in half - but very messy,  
on normalization.

question: using A B as working reg

- slower - longer connections.

- can't modify registers in some cases while checking  
is being done.

- cum. may would be problem.

H5 Mpy:      38K    → 28K  
Tractor

Addr in half:    28K → 26K  
(40 bits)  
120 Tns

Engineering effort?      Depends on amt. of change

- just cutting out isn't bad - but impact might not  
be enough, - so that redesign would be in order.

- with some general principles would still save a lot of time -  
to use std cards + circuits.

7000-X

Hallaran: I-Box design

Dec 17, 58

Buffer Reg.

prob of "no-opening" - can't store old information  
would have to count.

- one mem. - simplifies

most of I-Box gain in extra Y reg & in controls. - 8 line  
sequencers, - guessing on decode instead of taking extra cycle.

VFL requires reliability, FL PT requires speed & control  
4 sequencers <sup>no change</sup> here <sup>simplifies logic</sup>

need two Y's on Transmitt cross-wd boundaries.

having exchange mem. - would make little change in I-Box.

& mem, ~1000 Trx & cores.

~30 K transistors

now ~35 K tra.

register all different - some voltage  
controls were undifferentiated ~5K  
16 panels, not job interrupt

one mem at ~~a~~ time

- ~~limits~~ bad timebase.

= would try for synchronous to mem - very straightforward.  
exchange

- wouldn't make paths as tight - "fat" ~~and~~ "circuit" now to grow

redesign? - data flow would be similar - would not be big change.

common checker? - would be more efficient  
- still have residue carrying

to prep.  
out 3.

Interleaving 2 memo? - ~~I box~~ I box does not pay attention  
to this now - (half micro mem)

- if one can't depend on next coming block - there is no  
saving if one ~~has~~ has delay. - function of exchange -

- Fetching from single ~~other~~ location.

- not separate adder for I, C.

- index adder itself could be some simpler. -

still parallel  
serial carry is harder  
to check?

Tr. Count? hard to guess, reduction. still

~~22K~~ 22K bit flow same

~ 30K Tr. if we  
use point  
ID by

design: - redesign would be much less than starting from scratch.

What variability cost most?

~~Program~~ - program indexing

- interrupt system

- all full word instrs.

- different length fields

- crossword boundaries

• - causes lot of testing  
& tooling & etc.

peculiar → - geometric load 780 Trs.

- Transmit-Swap (all in controls)

peculiar → - Rename had to no-op.

- Execute & Events didn't

protective devices

boundary compare  
(hard to control)


- can cut Z register in half. (has segments, and tag register duplicated too,)  
but would hurt performance - even old Basic would have it

Old Basic had only one T reg: (was in & out)

Probably can't change I Box much & keeps ~5-20x performance.

Registers are not expensive if they have simple gating.

Dirac: Look Ahead.



present Look Ahead  
8K per gate  
remove 3 levels: 9850 = ~ 62K  
a one level LA

Total ~ 22K