

Meeting Concerning Simplifying Sigma

Mon, June 9 58

E Block

Dennell *

Foss *

Kalstry

Sweeney *

Morrin *

Brooks

Buckholz

Blocke

Willenbach

* Part time

Present Status:

FL PT	28%
VFL auth	18%
dist. list	18%
Look-Ahead	16%
Checking & Maint	20%

140,000. Tris

not incl. Mem Bus.

want to get
down to
~ 100 K.

① Keep perf. up - reduce cost.

I Box - Look Ahead area:

propose drop to 3 levels.

(5000 tris.)

about square law

- 1. contractual speeds — imp. but a satisfactory machine (^{to IBM} commercial)
- 2. Commercial program — does depend on Tr count,

4th level of look-ahead:

- 1. does qualify under square law
- 2. does get better for high perf. buses, etc.

Simulate question: shorten real out time vs. no. levels of L.A.

}

- { Interrupts, don't update indicators A programmer can handle
- don't compose fetches vs LA stores A suggest compose on
- I Box fetches operands for LA low-order 2 bits only

Simulate: Datalock as only one ref. can take place at once
— may already be?

Extra Buffer in I Box :

→ very important to have one.

{ Same principle as 1st level
of look-ahead.

Eliminate M.D. Boundaries cross over for extra.

[half, half] [half, ~~prop~~] [full] ~~full~~



would have to be put in

simplify I box → may be faster - ?

idle → leave in

algebraic sign in index shift.

(one way only.)

address would go from
1.0 to 0.8 by removing
these gates.

true or complement form in X Regs only?

— principles — are important here —

square law?

Elim. Progressive decoding:

— take "on faith" here.

Address Comparisons

~~initial~~ to 2000A.

question of size of locking -

equal.
unequal.



performance question -

comparison is overlapped in

1 block to 8000 mda? 1000 trs.

Time now

what about 256 mda? low order 8 bits

→ check into Supervisor Prog. etc. to see effect same 600 Trs.

(e) Elapsed Time Clock:

$$2^{18} \text{ millisec} \approx 8 \text{ min}$$

(g) Elim. dec. Arith. my-div only? or add also,

(1) all: ~~3000~~. Tra. (also get binary arith. loop.
from 450 to 900 usec
2 logical levels)

(2) my-div only: 2700. Tra, (no time gain)
compatibility - Sigma br. to subroutine?
or nothing. X

20 bits { Myr 13
Div 18 add 2.2 μ s ~~20~~ 20 bits

5 digits { Myr 6.5 μ s 3.5 μ s 5 digits
Div 9.4 μ s

→ looking into this - from point of view of conversions,
on commercial,

(f) ~~loop~~ "Costly ops."

(will go over this to)
let A ready → Execute & Shift, Execute

(discuss later) Rename

500, Transistor - (very
handy - must keep)

300, - will simplify (many
parts)

- most helpful

500, - helpful (talk to
Los Alamos)

- very important

(1.5 μ s pr index added + 3 μ s)

Load ~~20~~ Indirect

300.

Geom. Load,

500.

Store Address.

100.

1600.

(h) left zeros & all ones other 2,500. tra.
~~the~~ very fundamental new ~~the~~ concept.

Summary:

?	1. Checking (not discussed)	6000,	- later discussion.
?	2. 4 th level of L.A.	5000,	will look at with S/M
1/20K	3. { I-P o fetch L.A	600,	" " ("if necessary")
OK	4. Load address bits of L.A comp.	500,	agreed to
?	5. the Address compare	600,	look into
?	6. Dec, Mux Dir	2700,	look into.
?	7. Execute - rename	<u>?</u>	
		15,400.	