

Meeting Concerning Simplifying Sigma

Mon, June 9 58

- E. Block
- Demwell *
- Foss *
- Kalshy
- Sweeney *
- Merrin *
- Brooks
- Buechholz
- Blocke *
- Willenahi
- * Part time

Present Status:

| | |
|------------------|-----|
| FLPT | 28% |
| VFL out | 18% |
| Dist. out | 18% |
| Look Ahead | 16% |
| Checking + Maint | 20% |

140,000 Tris
 not incl. Mem Bus.
 want to get
 down to
 ~ 100 K.

Keep perf. up - reduce cost.

I Box - Look Ahead area:

propose drop to 3 levels. (5000 tris.) about square law

1. contractual speeds - imp. but a satisfactory ^{to IBM} machine (commercial)
2. Commercial Program - does depend on Tr cost.

4th level of look-ahead:

1. does qualify under square law
2. does get better for high perf. buses, etc.

Simulate question: shorter real out time vs. no. levels, of L.A.

Interrupts, don't update indicators
 don't compare fetches vs LA stores
 I Box fetches operands for LA

programmer can handle
 suggest compare on low order 2 bits only

Simulate: Data lock so only one ref. can take place at once - may already be?

Extra Buffer in I Box :

→ very important to have one.

} Same principle as 1st level of look-ahead.

Eliminate Wd. Boundaries cross over for instrs.

| half, half | half, ~~word~~ || full || ~~word~~

↑
word here to be put in

simplify I box - may be faster - ?

guide → leave in

algebraic sign in Index Auth.

(one way only.)

adder would go from 1.0 to 0.8 by removing these gates.

true or complement form in X Regs only ?

— principles - are important here —

square law ?

Elim. Progressive Addressing;

— take "on faith" here.

Address Comparisons

~~at~~ - vital to 2000A.

question of size of locking -

equal.
unequal.



performance question -

comparison is overlapped in

Time now

block to 8000 words? 1000 Trs.

what about 256 words? low order 8 bits

→ check into Supervisor Prog. etc. to see effect same 100 Trs.

(e) Elapsed Time Clock:

2^{18} millisec \approx 8 min

(g) Elim, Dec, Arith. mfp-div only, ? or add also,

(1) all: ~~3000~~ ³⁰⁰⁰ Tra. (also get timing with loop,
from 450 to 900 μ sec
2 logical levels.

(2) mfp-div only: 2700 Tra, (no time gain)

compatibility - signa bre. to subroutine. ?
 or nothing. X

20 bits { mfp 13
 Dir 18

add 2.2 μ s ~~20~~ 20 bits

5 digits { mfp 65 μ s
 Dir 94 μ s

3.5 μ s 5 digits

→ looking into this - from point of view of conversions, on commercial.

(f) ~~exp~~ "Costly ops:"

(will go on this to let L.A. run dry) →
 (discuss later)

Execute & Indir. Execute

500.

Transistors

Rename

200.

- will simplify (mfp & indir. facts) - will keep.

Load ~~indir~~ Indirect

300.

- most keep in.

Geom. Load,

500.

- keep in (talk to Los Alamos)

Store Address,

100.

- very important

1600.

(very hard on loop-check - will keep.)

(w) left zeros & all ones extra 2,500. tra.
~~very~~ very fundamental new ~~new~~ concept.

Summary:

| | | | |
|--------|-----------------------------------|---------------|-----------------------------|
| ? | 1. Checking (not discussed) | 6000, | - later discussion, |
| ? | 2. 4 th level of L.A. | 5000, | will look at. with SIM |
| 1/2 OK | 3. { I-Box fetch LA | 600, | " " " " " (if necessary) |
| OK | 4. Lo order bits of LA comp. | 500, | agreed to |
| ? | 5. add address compare | 600, | look into |
| ? | 6. Dec. Mpy Div | 2700. | look into. |
| ? | 7. Execute - rename | ? | |
| | | <hr/> 15,400. | |