

Box 29 DECVS - May + Sept, 1992
Folder 5

5 of 5

102749955

NVAX: A High Performance Single Chip VAX Microprocessor

Michael Uhler
Semiconductor Engineering Group
Digital Equipment Corporation
May 5, 1992

VA171

digital™

Slide No. 1

Presentation Outline

- What is NVAX?
- CPU Comparisons
- NVAX Design Goals
- NVAX Chip Overview
- NVAX Chip Internals
- Functional Results
- Performance Results
- Conclusions

digital™

Slide No. 2

What Is NVAX?

- A Single-Chip VAX Microprocessor
- Designed to make use of high-performance RISC-like microarchitectural techniques as applied to the VAX CISC architecture
- Implemented in an advanced CMOS technology
- Used in multiple system environments

digital™

Slide No. 3

What Is NVAX? High-Performance Design

- VAX 9000 architectural heritage
- NVAX Ibox acts as a front-end to a RISC-like pipeline with multiple functional units
- On-chip Translation Buffer (TB), Virtual Instruction Cache (VIC), and Primary Cache (Pcache)
- On-chip controller for writeback Backup Cache (Bcache)

digital™

Slide No. 4

VAX 9000: FIRST
MACROPIPELINED VAX.
TAKE HIGH LEVERAGE
IDEAS, EXPLOIT CMOS

USE RISC IMPLEMENTATION
TECHNIQUES TO
IMPROVE PERFORMANCE

What Is NVAX? Advanced CMOS Technology

- 0.75 μm , 3-metal layer, 3.3v CMOS-4 technology with support for 5v input signals
- CMOS-4 process is optimized for high-performance microprocessors, is fully qualified, robust and reliable, and in volume production
- Same process used for Alpha 21064 (EV-4) chip

digital™

SHORT CHANNEL
LENGTH = 0.5 μm

NOT GROSS;
OPTIMIZED

Slide No. 5

What is NVAX? Advanced CMOS Technology, cont.

- 71.4 MHz (14ns) and 83.3 MHz (12ns) operation—better than most industry RISC chips
- 1.3M transistors, 16.2mm x 14.6mm die size
- 339-pin thru-hole PGA package

digital™

Slide No. 6

What Is NVAX? Multiple System Environments

- **VAX 4000-500:** 71.4 MHz (14ns) operation, 128KB Bcache
- **VAX 6000-600:** 83.3 MHz (12ns) operation, 2MB Bcache

The *same* NVAX chip is used in all system environments.

digital™

ANNOUNCED PRODUCTS ONLY. ADDITIONAL SYSTEMS TO BE DEVELOPED IN THE NEXT FUTURE

NOTE 16:1
BCACHE SIZE
RATIO

MENTION COMMON "TECHNOLOGY DISPLAY"

Slide No. 7

CPU Comparisons

	VAX 6000-500	NVAX Systems	VAX 9000-400
CPU Speed	62.5 MHz (16 ns)	71.4 MHz (14ns)— 83.3 MHz (12ns)	62.5 MHz (16 ns)
Pipeline	Micro	Macro	Macro
Branch Prediction	None	512x4 bit, 1 outstanding	1024x1 bit, 2 outstanding, target buffer

digital™

Slide No. 8

CPU Comparisons, cont.

	VAX 6000-500	NVAX Systems	VAX 9000-400
TB	64 entries, fully associative	96 entries, fully associative	1024 entries, split, direct mapped
VIC	None	2KB, direct mapped, 32-byte block	8KB, direct mapped, 32-byte block



← Fully ASSOCIATIVE
ACTS BIGGER

digital™

Slide No. 9

CPU Comparisons, cont.

	VAX 6000-500	NVAX Systems	VAX 9000-400
Pcache	2KB, direct mapped, 8-byte block, writethrough	8KB, 2-way set associative, 32-byte block, writethrough	128KB, 2-way set associative, 64-byte block, writeback
Bcache	512KB, direct mapped, 128-byte block, writeback	128KB-2MB, direct mapped, 32-byte block, writeback	None

digital™

Slide No. 10

1/4

CPU Comparisons, cont.

	VAX 6000-500	NVAX Systems	VAX 9000-400
Technology	CMOS-3	CMOS-4	ECL
Chips	Several	One	Many

digital™

Slide No. 11

NVAX Design Goals

- Time-to-market, without sacrificing quality
- Performance *DON'T LIMIT CYCLE TIME*
- Support for multiple system environments
- Take full advantage of the advanced CMOS-4 process

digital™

Slide No. 12

*REDUCED DESIGN
TIME BY 4 MONTHS
OVER ORIGINAL
SCHEDULE*

NVAX Design Goals

The Implications

- Time-to-market, complexity, and performance tradeoffs were made throughout the design cycle
- Aggressive schedules required concentrating on high-leverage design points, and on an unprecedented verification effort, resulting in a balanced, high-quality, functional, and reliable product
- Design was done working closely with systems and CAD groups, and with CMOS process engineers


SEEK IN FUNCTIONAL RESULTS

digital™

Slide No. 13

NVAX Chip Overview

Chip Block Diagram




*- SHOW CACHE HIERARCHY
- MONTWAG QUESTIONS*

digital™

Slide No. 14

NVAX Chip Overview

Chip Organization



digital™

Slide No. 15

NVAX Chip Overview

Functional Unit Summary

- **Ibox:** Instruction fetch, decode, and dispatch of instruction for further processing
- **Ebox:** Integer and logical instruction execution; interrupt and exception processing
- **Fbox:** Floating point and integer multiply instruction execution
- **Mbox:** Memory management and access to first-level Pcache
- **Cbox:** Interface to second-level Bcache and external bus

digital™

Slide No. 16

NVAX Chip Overview

The Ibox

- Instruction fetch of up to 8 bytes per cycle
- Instruction decode and issue unit dispatches instructions for further processing
- Pipelined complex specifier unit calculates operand effective addresses and makes memory requests
- 2KB, direct mapped VIC, with 32-byte blocks and parity protection on tags and data
- Branch prediction for conditional branches

digital™

ONE COMPONENT/CYCLE

LOAD/STORE UNIT FOR RISC MACHINES

VIRTUAL CACHE = FLUSH ON REI

Slide No. 17

NVAX Chip Overview

The Ebox

- Pipelined integer and logical instruction execution
- Fbox operand steering
- Instruction retire and result store orchestration
- Interrupt and exception processing
- Specialized hardware features to speed execution
- 1600-word control store with 20-location patch capability

digital™

} EBOX/FBOX COORDINATION

CONTROL STORE USED FOR ALL INSTRUCTIONS; NOT A LIMIT TO CYCLE TIME

USED: 1500
 STRINGS, QUEUE: 270
 OS SUPPORT: 447
 INTERRUPTS, EXCEPTIONS, RESET: 225

Slide No. 18

HALF IN EMPLX INSTNS,
 OS SUPPORT, BOOKKEEPING

NVAX Chip Overview

The Fbox

- 4-stage floating point and integer multiply pipeline with conditional data-dependent bypass of the final stage *BASED ON MINI ROUND OF FINAL RESULT*
- Non-pipelined floating point divider
- Ebox supplies operands, stores results, and coordinates fault and exception handling

digital™

Slide No. 19

NVAX Chip Overview

The Mbox

- Reference sequencing of requests from multiple sources
- 96-entry, fully associative TB with parity protection
- Hardware TB miss sequencing and refill
- 8KB, 2-way set associative, writethrough Pcache, with 32-byte blocks and parity protection on tags and data

digital™

*STRONG R/W ORDERING
NO HITS UNDER MISS*

Slide No. 20

NVAX Chip Overview

The Cbox

- Controller for a writeback cache with 32-byte blocks, using ECC-protected tag and data RAMs on the CPU module
- Support for 4 cache sizes (128KB, 256KB, 512KB, 2MB) and multiple tag and data RAM speeds allows system designer to choose cache configuration independently of CPU speed
- External bus interface provides support for cache coherence protocols for use in MP systems

digital™

- EXTERNAL BUS IS NON-PARADIG: I, D MISS, WB ALL OUTSTANDING
- FILLS SUPPLY REQUESTED QW FIRST

Slide No. 21

- SECTORED ECC

- NO SUBBLOCKS FOR PERFORMANCE

- MP SUPPORT FOR ALL SYSTEMS

- OWNERSHIP PROTOCOLS

1/2

NVAX Chip Overview

RISC vs. CISC

The terms RISC and CISC apply primarily to *macroarchitecture*, but certain *microarchitectural* design and implementation techniques have become associated with RISC designs. These same techniques may be applied to CISC architectures, such as the VAX, in order to improve performance.


digital™

Slide No. 22

NVAX Chip Overview

A RISC-Like CISC Chip

VAX
Instructions



digital™

Slide No. 23

NVAX Chip Internals

Components of Performance

$$Performance = \frac{1}{CPI * CycleTime * InstructionCount}$$

Component	Influencing Factors
CPI	Microarchitecture
Cycle Time	Process Technology, Design Style, Microarchitecture
Instruction Count	Algorithms, Compilers, Macroarchitecture

digital™

Slide No. 24

NVAX Chip Internals

Application of RISC Microarchitectural Techniques

- Macropipelined: Autonomous functional units
- Queued interfaces between boxes
- Data scoreboards
- Branch prediction

← → AKA SUPER PIPELINED

digital™

Slide No. 25

NVAX Chip Internals

Autonomous Functional Units

Decrease in the average Cycles Per Instruction (CPI) is most strongly affected by doing more things in parallel. The usual way to do this is to divide instruction execution into smaller steps which can be performed in parallel by fully-pipelined autonomous functional units.

digital™

Slide No. 26

NVAX Chip Internals

Autonomous Functional Units, cont.

- Instruction fetch, decode, operand evaluation
—Load/Store design within instructions (Ibox)
- Integer, logical, and floating point instruction execution on canonical operands (Ebox, Fbox)
- Memory management and cache access (Mbox, Cbox)

digital™

Slide No. 27

NVAX Chip Internals

Inter-Box Queues

With autonomous functional units, queues are required at the critical box boundaries to normalize the rates at which each unit operates.

digital™

Slide No. 28

NVAX Chip Internals

Inter-Box Queues, cont.

- Instruction queue: Opcode information (Ibox to Ebox)
- Source queue, destination queue: Pointers to operands and results (Ibox to Ebox)
- MD registers: Memory operand data (Ibox and Mbox to Ebox)
- Branch queue: Branch information (Ibox to Ebox)

digital™

Slide No. 29

NVAX Chip Internals

Inter-Box Queues, cont.

- Specifier queue: Ibox-generated memory specifier addresses (Ibox to Mbox)
- PA queue: Pre-translated physical addresses for outstanding memory stores (Mbox)
- Write queue: Pending packed Bcache writes (Cbox)

digital™

Slide No. 30

NVAX Chip Internals

Data Scoreboards

With autonomous functional units, operations occur out of order with respect to the actual execution of instructions. Scoreboards are required to control access to the correct data.

digital™

Slide No. 31

3/4

NVAX Chip Internals

Data Scoreboards, cont.

- Ebox/Fbox GPR write to Ibox GPR read:
 MOVAL M,R0
 ADDL2 (R0),R1
- Ibox GPR write to Ebox/Fbox GPR read:
 MOVL R0,M
 ADDL2 (R0)+,R1

digital™

Slide No. 32

NVAX Chip Internals

Data Scoreboards, cont.

- Fbox GPR write to Ebox GPR read:
ADDF2 R0,R1
MOVL R1,M
- Ebox/Fbox memory store to Ibox operand read:
MOVL R0,(R1)
ADDL2 (R1),R2

digital™

Slide No. 33

NVAX Chip Internals

Branch Prediction

With PC redirection done early in the pipeline and conditional branch results calculated late, there is a large performance degradation if the pipeline is allowed to drain waiting for a conditional branch result. Branch prediction attempts to predict the path that a conditional branch will take and redirect PC along that path before the condition is known.

digital™

Slide No. 34

NVAX Chip Internals Branch Prediction, cont.


- 512-entry RAM, indexed by low bits of branch PC
- Each entry contains 4 bits which record the actual direction of the most recent branches
- 16-bit lookup table provides the prediction for each bit pattern
- Prediction added to branch queue, with trap mechanism used to back out on incorrect prediction

*BIT PATTERN
ENCODING*

digital™

Slide No. 35

NVAX Chip Internals Example 1: ADDL3 R0,(R1),(R2)




GAPS = STALLS

*PARALLELISM
LIMITED BY LOOKING
AT ONLY 1 INSTRUCTION*

digital™

Slide No. 36

NVAX Chip Internals Example 2



MORE PARALLELISM

*- CBOX SLOWS DOWN,
IBOX RUNS AHEAD*

digital™

Slide No. 37

NVAX Chip Internals Performance Monitoring Hardware

- Provides access to critical statistics: TB and cache hit rates, CPI, stalls, etc.
- Implemented as a combination of hardware and microcode. Dynamically loaded microcode patches enhance the basic capability
- Access and control provided by privileged performance monitoring program

*- APPLICATIONS BEING
DEVELOPED*

*- PHOTO CODE USED
BEFORE AND AFTER
ANNOUNCEMENT TO
TUNE SOFTWARE*

digital™

Slide No. 38

Functional Results

- Virtually no bugs in pass 1 parts: Fab to operating system boot in two weeks, attributable to unprecedented design verification effort
- Patchable control store used as a debugging tool, and to fix the minor bugs that did exist in pass 1
- Pass 2 parts shipping to customers in production systems

digital™

Slide No. 39

Performance Results

Benchmark	VAX 4000-500	VAX 6000-600
TPC-A	62.4	91.0
SPECmark	30.5	40.5
SPECint	24.3	30.9
SPECfp	35.5	48.6

digital™

Slide No. 40

Conclusions

- RISC concepts applied to a CISC machine in order to increase performance significantly over previous VAX microprocessors
- Design takes full advantage of advanced CMOS-4 technology, resulting in 83.3 MHz operation
- Support for multiple system environments and configurations
- Which provides leadership performance in VAX products

digital™

It is important that all individuals in the approval loop realize and appreciate that each of the approval signatures will reflect the reviewing person has examined the proposed publication or public disclosure to determine, to the best of their knowledge, whether the material meets any of the criteria listed in questions 1-5 below. Therefore, each person in the signature loop is required to place his/her initials after review of each of the questions and place full signature and date on the last page.

If you answer YES to any of the following questions, please attach a brief explanation. Your comments and concerns will be addressed by the appropriate person for resolution (i.e. legal, technical etc.). Raising issues or concern will not hinder or preclude the publication process. By following these guidelines, you are helping to ensure the maintenance of proper boundaries around Digital's intellectual property and technical information and to ensure the utilization of patent and licensing possibilities.

1. To the best of your knowledge, does this material describe part or all of any unannounced product (part, component or system) or service, or an advanced development project (including results), or any other technical development or design not generally known outside of Digital? If the answer is YES, please attach a brief explanation.

NO.

Initials:

2. To the best of your knowledge, does this material contain information that, if disclosed, could help our competitors, but, if kept secret, could help Digital maintain a competitive edge. This information could be about past, present, or planned processes, tests, tools, manufacturing or general technology, research projects (including project names), Digital's business (such as its plans or its organization, i.e. the names and titles of co-workers), or basic or applied research having potential long-term effect on Digital's business. It could also be information that Digital is considering or has dropped programs, vendors, methodologies, or technologies? If the answer is YES, please attach a brief explanation.

NO.

Initials:

3. To the best of your knowledge, does this material describe a potentially patentable idea for which a patent application has not yet been filed. (All developments made by Digital employees that IN ANY WAY are different from what already exists, whether in Digital or third-party products or in existing internal or external publications, are considered patentable until the Patent Committee determines that Digital has no current interest in patenting the inventions or in maintaining trade secret protection.)? If the answer is YES, please attach a brief explanation.

NO.

Initials:

4. To the best of your knowledge, does this material contain comments about proposed, pending or past litigation or proposed, existing or past legislation. (Statements about such litigation must be approved by the Law Department and Digital Public Relations, and comments about such legislation must be approved by Digital Government Relations and the Law Department? If the answer is YES, please attach a brief explanation.

NO.

Initials:

5. To the best of your knowledge, does this material contain any statements about the capabilities of or performance of any Digital products, or a comparison with or critique of third party products, or representations about Digital's market position, or the ability of Digital or its products to "eliminate", "control", "dominate", etc. any third party or its products, or any such statements which might be construed as detrimental to Digital or its business? If the answer is YES, please attach a brief explanation.

YES--see slide 40: Performance Results. However, these numbers were obtained from performance reports released as part of the October NVAX announcement, or from the recently audited TPC-A results for the VAX 6000-600.

Initials:

6. Would the AUTHOR(S) like to submit this paper for an honorarium from Digital (yes or no)? No _____


If YES, please see attached HONORARIUM PROGRAM GUIDELINES.

ABSTRACT APPROVAL SIGNATURES

Author's
CC Manager

Consulting
Engineer

Legal
Representative



Bob Feltovic

4-7-92

TECHNICAL PUBLICATION APPROVAL SIGNATURES

SIGNATURES

DATE

Author

Co-Author

Author's
CC Manager

Consulting
Engineer

SCO IPC
Member

Legal
Representative

SCO STAFF
MEMBER



Bob Feltovic

4-7-92

REQUEST FOR TECHNICAL PUBLICATION APPROVAL

Author(s): G. Michael Uhler 74344 225-4735
(Print Name) (Badge No.) (DTN)

(Print Name) (Badge No.) (DTN)

Today's Date: April 6, 1992 _____

Title: NVAX: A High Performance Single Chip VAX Microprocessor _____

Type of Publication (article, paper presentation, degree presentation, photos, slides etc.): Slide Presentation _____

Name of Journal, Conference, Symposia, Magazine, Newspaper etc.: _____
Spring 1992, DECUS U.S. Chapter Symposium _____

NOTE TO REVIEWERS: This material is a combination of the previous DECUS and Comcon presentations, with additional material added to address topics that came up at these presentations.

Date of Abstract Submission Requirement: N/A _____

Date of Publication Submission Requirement: April 27, 1992 _____

Date of Publication or Presentation: May 5, 1992 _____

Abstract of Paper's Content: (as previously submitted to DECUS):

This session focuses on a new implementation of the VAX CISC that's used to power the VAX 6000 Model 600 and VAX 4000 Model 500 systems. It will examine the chip architecture and some of its incorporated state-of-the-art design technologies.

The session explores the use of this new chip technology in a number of VAX systems. It details some of the initial design decisions and tradeoffs regarding this system design.

It is important that all individuals in the approval loop realize and appreciate that each of the approval signatures will reflect the reviewing person has examined the proposed publication or public disclosure to determine, to the best of their knowledge, whether the material meets any of the criteria listed in questions 1-5 below. Therefore, each person in the signature loop is required to place his/her initials after review of each of the questions and place full signature and date on the last page.

If you answer YES to any of the following questions, please attach a brief explanation. Your comments and concerns will be addressed by the appropriate person for resolution (i.e. legal, technical etc.). Raising issues or concern will not hinder or preclude the publication process. By following these guidelines, you are helping to ensure the maintenance of proper boundaries around Digital's intellectual property and technical information and to ensure the utilization of patent and licensing possibilities.

1. To the best of your knowledge, does this material describe part or all of any unannounced product (part, component or system) or service, or an advanced development project (including results), or any other technical development or design not generally known outside of Digital? If the answer is YES, please attach a brief explanation.

NO.

Initials:

W *W*
W

To the best of your knowledge, does this material contain information that, if disclosed, could help our competitors, but, if kept secret, could help Digital maintain a competitive edge. This information could be about past, present, or planned processes, tests, tools, manufacturing or general technology, research projects (including project names), Digital's business (such as its plans or its organization, i.e. the names and titles of co-workers), or basic or applied research having potential long-term effect on Digital's business. It could also be information that Digital is considering or has dropped programs, vendors, methodologies, or technologies? If the answer is YES, please attach a brief explanation.

NO.

Initials: *WVH* *WVH*

3. To the best of your knowledge, does this material describe a potentially patentable idea for which a patent application has not yet been filed. (All developments made by Digital employees that IN ANY WAY are different from what already exists, whether in Digital or third-party products or in existing internal or external publications, are considered patentable until the Patent Committee determines that Digital has no current interest in patenting the inventions or in maintaining trade secret protection.)? If the answer is YES, please attach a brief explanation.

NO.

Initials: *WVH* *WVH*

4. To the best of your knowledge, does this material contain comments about proposed, pending or past litigation or proposed, existing or past legislation. (Statements about such litigation must be approved by the Law Department and Digital Public Relations, and comments about such legislation must be approved by Digital Government Relations and the Law Department? If the answer is YES, please attach a brief explanation.

NO.

Initials: *WVH* *WVH*

ABSTRACT APPROVAL SIGNATURES

Author's
CC Manager


Consulting
Engineer

Legal
Representative

Bob Feltovic

TECHNICAL PUBLICATION APPROVAL SIGNATURES

Author

SIGNATURES


DATE

4/7/92

Co-Author

Author's
CC Manager

William V. Deming

4/7/92

Consulting
Engineer


→ 

4/7/92

SCO IPC
Member

Legal
Representative

SCO STAFF
MEMBER

Bob Feltovic


4/8/92

REQUEST FOR TECHNICAL PUBLICATION APPROVAL

Author(s): G. Michael Uhler 74344 225-4735
(Print Name) (Badge No.) (DTN)

(Print Name) (Badge No.) (DTN)

Today's Date: April 6, 1992 _____

Title: NVAX: A High Performance Single Chip VAX Microprocessor _____

Type of Publication (article, paper presentation, degree presentation, photos, slides etc.): Slide Presentation _____

Name of Journal, Conference, Symposia, Magazine, Newspaper etc.: _____
Spring 1992, DECUS U.S. Chapter Symposium _____

NOTE TO REVIEWERS: This material is a combination of the previous DECUS and Comcon presentations, with additional material added to address topics that came up at these presentations.

Date of Abstract Submission Requirement: N/A _____

Date of Publication Submission Requirement: April 27, 1992 _____

Date of Publication or Presentation: May 5, 1992 _____

Abstract of Paper's Content: (as previously submitted to DECUS):

This session focuses on a new implementation of the VAX CISC that's used to power the VAX 6000 Model 600 and VAX 4000 Model 500 systems. It will examine the chip architecture and some of its incorporated state-of-the-art design technologies.

The session explores the use of this new chip technology in a number of VAX systems. It details some of the initial design decisions and tradeoffs regarding this system design.

It is important that all individuals in the approval loop realize and appreciate that each of the approval signatures will reflect the reviewing person has examined the proposed publication or public disclosure to determine, to the best of their knowledge, whether the material meets any of the criteria listed in questions 1-5 below. Therefore, each person in the signature loop is required to place his/her initials after review of each of the questions and place full signature and date on the last page.

If you answer YES to any of the following questions, please attach a brief explanation. Your comments and concerns will be addressed by the appropriate person for resolution (i.e. legal, technical etc.). Raising issues or concern will not hinder or preclude the publication process. By following these guidelines, you are helping to ensure the maintenance of proper boundaries around Digital's intellectual property and technical information and to ensure the utilization of patent and licensing possibilities.

1. To the best of your knowledge, does this material describe part or all of any unannounced product (part, component or system) or service, or an advanced development project (including results), or any other technical development or design not generally known outside of Digital? If the answer is YES, please attach a brief explanation.

NO.

Initials:

[Handwritten initials]
WGA
AVH DNF

2. To the best of your knowledge, does this material contain information that, if disclosed, could help our competitors, but, if kept secret, could help Digital maintain a competitive edge. This information could be about past, present, or planned processes, tests, tools, manufacturing or general technology, research projects (including project names), Digital's business (such as its plans or its organization, i.e. the names and titles of co-workers), or basic or applied research having potential long-term effect on Digital's business. It could also be information that Digital is considering or has dropped programs, vendors, methodologies, or technologies? If the answer is YES, please attach a brief explanation.

NO.

Initials: *[Handwritten signature]* WVA
[Handwritten initials]

3. To the best of your knowledge, does this material describe a potentially patentable idea for which a patent application has not yet been filed. (All developments made by Digital employees that IN ANY WAY are different from what already exists, whether in Digital or third-party products or in existing internal or external publications, are considered patentable until the Patent Committee determines that Digital has no current interest in patenting the inventions or in maintaining trade secret protection.)? If the answer is YES, please attach a brief explanation.

NO.

Initials: *[Handwritten signature]* WVA
[Handwritten initials]

4. To the best of your knowledge, does this material contain comments about proposed, pending or past litigation or proposed, existing or past legislation. (Statements about such litigation must be approved by the Law Department and Digital Public Relations, and comments about such legislation must be approved by Digital Government Relations and the Law Department? If the answer is YES, please attach a brief explanation.

NO.

Initials: *[Handwritten signature]* WVA
[Handwritten initials]

ABSTRACT APPROVAL SIGNATURES

Author's
CC Manager


Consulting
Engineer

Legal
Representative

Bob Feltovic

TECHNICAL PUBLICATION APPROVAL SIGNATURES

Author

SIGNATURES


DATE
4/7/92

Co-Author

Author's
CC Manager

William V. Deming

4/7/92

Consulting
Engineer



4/7/92


SCO IPC
Member

Legal
Representative


Bob Feltovic

5/11/92

SCO STAFF
MEMBER



4/8/92

BRANCH THRU = 2
BRANCH MIS/PREDICT = 6/4

TB MISS = 12, 28

VIC MISS = 3
PCALTE MISS = 4

NVAX: High Performance Single Chip VAX Microprocessors

Michael Uhler
Semiconductor Engineering Group
Digital Equipment Corporation

digital™

Slide No. 1

NVAX: High Performance Single Chip VAX Microprocessors

digital™

Slide No. 2

Presentation Outline

- What is NVAX?
- CPU Comparisons
- NVAX Design Goals
- NVAX Chip Overview
- NVAX Chip Internals
- Functional Results
- Performance Results
- Conclusions

digital™

- OVERVIEW OF WHAT NVAX IS
- NVAX DESIGN GOALS AND THEIR IMPLICATIONS
- DETAILS OF THE DSS DESIGN
- RESULTS

Slide No. 3

What Is NVAX?

- Two Single-Chip VAX Microprocessors with a common core, providing two chip interfaces
- Designed to make use of high-performance RISC-like microarchitectural techniques as applied to the VAX CISC architecture
- Implemented in an advanced CMOS technology
- Used in multiple system environments

digital™

IMPLEMENTED USING
TECHNIQUES TRADITIONALLY
ASSOCIATED WITH
RISC DESIGNS

Slide No. 4

What Is NVAX? Two Chip Interfaces

- Compatibility with existing VAX 4000 and VAX 6000 systems, with support for directory-based broadcast cache coherence protocol
- Compatibility with DECchip 21064 microprocessor and systems in which it is used, with support for conditional write update snoopy cache coherence protocol

digital™

ALLOWS SYSTEM DESIGNER TO PICK THE APPROPRIATE INTERFACE FOR THE SYSTEM

Slide No. 5

What Is NVAX? High-Performance Design

- VAX 9000 architectural heritage
- NVAX Ibox acts as a front-end to a RISC-like pipeline with multiple functional units
- On-chip Translation Buffer (TB), Virtual Instruction Cache (VIC), and Primary Cache (Pcache)
- On-chip controller for writeback Backup Cache (Bcache)

digital™

VAX 9000: 1ST MACROPIPELINED VAX TAKE HIGH LEVERAGE IDEAS, EXPLOIT CMOS

USE RISC IMPLEMENTATION TECHNIQUES TO IMPROVE PERFORMANCE

Slide No. 6

CONTAINS THE USUAL COMPONENTS OF A STATE-OF-THE-ART MICROPROCESSOR

What Is NVAX? Advanced CMOS Technology

- 0.75 μm , 3-metal layer, 3.3V CMOS-4 technology with support for 5V input signals
- CMOS-4 process is optimized for high-performance microprocessors, is fully qualified, robust and reliable, and in volume production
- Same process used for Alpha 21064 (EV-4) chip

digital™

Slide No. 7

Leff = 0.5

*NOT EXOTIC-
OPTIMIZED*

What is NVAX? Advanced CMOS Technology, cont.

- 62.5 MHz (16ns) to 90.9 MHz (11ns) operation—better than most industry RISC chips
- 1.3M transistors, 16.2mm x 14.6mm die size
- 339-pin and 431-pin thru-hole PGA packages

digital™

Slide No. 8

As used in VAX 4000, 6000

*As used in 21064-
COMPATIBLE SYSTEMS*

What Is NVAX?

Multiple System Environments

- **VAX 4000-100:** 71.4 MHz (14ns) operation, 128KB Bcache
- **VAX 4000-400:** 62.5 MHz (16ns) operation, 128KB Bcache, no VIC
- **VAX 4000-500:** 71.4 MHz (14ns) operation, 128KB Bcache
- **VAX 4000-600:** 83.3 MHz (12ns) operation, 512KB Bcache

digital™

Slide No. 9

What Is NVAX?

Multiple System Environments, cont.

- **MicroVAX 3100-90:** 71.4 MHz (14ns) operation, 128KB Bcache
- **VAXstation 4000-90:** 71.4 MHz (14ns) operation, 256KB Bcache

digital™

Slide No. 10

What Is NVAX?

Multiple System Environments, cont.

- **VAX 6000-600:** 83.3 MHz (12ns) operation, 2MB Bcache
- **VAX 7000-600:** 90.9 MHz (11ns) operation, 4MB Bcache
- **VAX 10000-600:** 90.9 MHz (11ns) operation, 4MB Bcache

*32:1 RANGE
OF BCACHE
SIZES*

digital™

Slide No. 11

CPU Comparisons

	VAX 6000-500	NVAX Systems	VAX 9000-400
CPU Speed	62.5 MHz (16 ns)	62.5 MHz (16ns)— 90.9 MHz (11ns)	62.5 MHz (16 ns)
Pipeline	Micro	Macro	Macro
Branch Prediction	None	512x4 bit, 1 outstanding	1024x1 bit, 2 outstanding, target buffer

digital™

Slide No. 12

CPU Comparisons, cont.

	VAX 6000-500	NVAX Systems	VAX 9000-400
TB	64 entries, fully associative	96 entries, fully associative	1024 entries, split, direct mapped
VIC	None	2KB, direct mapped, 32-byte block	8KB, direct mapped, 32-byte block

X
Fully ASSOCIATIVE
ACT BIGGER

digital™

Slide No. 13

CPU Comparisons, cont.

	VAX 6000-500	NVAX Systems	VAX 9000-400
Pcache	2KB, direct mapped, 8-byte block, writethrough	8KB, 2-way set associative, 32-byte block, writethrough	128KB, 2-way set associative, 64-byte block, writeback
Bcache	512KB, direct mapped, 128-byte block, writeback	128KB-2MB, 32-byte block or 128KB-8MB, 64-byte block, direct mapped, writeback	None

X
9000 DOESN'T HAVE
A SECOND LEVEL
OF CACHE HIERARCHY,
BUT THE "PCACHE"
IS QUITE LARGE.

digital™

Slide No. 14

CPU Comparisons, cont.

	VAX 6000-500	NVAX Systems	VAX 9000-400
Technology	CMOS-3	CMOS-4	ECL
Chips	Several	One	Many

digital™

Slide No. 15

NVAX Design Goals

- Time-to-market, without sacrificing quality
- Performance *DON'T LIMIT cycle TIME*
- Support for multiple system environments
- Take full advantage of the advanced CMOS-4 process


digital™

Slide No. 16

*FILE 4 MIN DIS
EMULATED HARD
ORIGINAL
SEQUENCE*

NVAX Chip Overview

Chip Organization



digital™

Slide No. 19

NVAX Chip Overview

Functional Unit Summary

- **Ibox:** Instruction fetch, decode, and dispatch of instruction for further processing
- **Ebox:** Integer and logical instruction execution; interrupt and exception processing
- **Fbox:** Floating point and integer multiply instruction execution
- **Mbox:** Memory management and access to first-level Pcache
- **Cbox:** Interface to second-level Bcache and external bus

digital™

Slide No. 20

NVAX Design Goals

The Implications

- Time-to-market, complexity, and performance tradeoffs were made throughout the design cycle
- Aggressive schedules required concentrating on high-leverage design points, and on an unprecedented verification effort, resulting in a balanced, high-quality, functional, and reliable product
- Design was done working closely with systems and CAD groups, and with CMOS process engineers


SEEN IN
FUNCTIONAL
RESULTS

digital™

Slide No. 17

NVAX Chip Overview

Chip Block Diagram



SHOW CACHE
HIERARCHY

SHOW
PUGNOS

digital™

Slide No. 18

NVAX Chip Overview

The Ibox

- Instruction fetch of up to 8 bytes per cycle
- Instruction decode and issue unit dispatches instructions for further processing
- Pipelined complex specifier unit calculates operand effective addresses and makes memory requests
- 2KB, direct mapped VIC, with 32-byte blocks and parity protection on tags and data
- Branch prediction for conditional branches

digital™

ONE COMPONENT/cycle

WAO/STATE UNIT
FOR RISC
MACHINES

VIC => FLUSH
ON RBT

Slide No. 21

NVAX Chip Overview

The Ebox

- Pipelined integer and logical instruction execution
- Fbox operand steering
- Instruction retire and result store orchestration
- Interrupt and exception processing
- Specialized hardware features to speed execution
- 1600-word control store with 20-location patch capability

digital™

EBOX/FBOX
COORDINATION

CONTROL STORE
USED FOR ALL
INSTRUCTIONS;
NOT A LIMIT TO
CYCLE TIME

USED: 1500
STRUNG, QUEUE = 270
OS SUPPORT = 447
INTERRUPTS, EXCEPTIONS, RESET = 225

=> HALF IN COMPLEX INSTRUCTIONS,
OS SUPPORT, BOOTKEEPING, Slide No. 22

REPLACE OR ADD MICROINSTRUCTIONS

FP/INT MULT INSTRUCTION EXECUTION

NVAX Chip Overview The Fbox

- 4-stage floating point and integer multiply pipeline with conditional data-dependent bypass of the final stage *BASSON MINI ROUND OF FINAL RESULT*
- Non-pipelined floating point divider
- Ebox supplies operands, stores results, and coordinates fault and exception handling

digital™

Slide No. 23

MEM MGT / PCACHE ACCESS

NVAX Chip Overview The Mbox

- Reference sequencing of requests from multiple sources
- 96-entry, fully associative TB with parity protection
- Hardware TB miss sequencing and refill
- 8KB, 2-way set associative, writethrough Pcache, with 32-byte blocks and parity protection on tags and data

*STRONG
READ/WRITE
CIRCUMSTANCES
NO HTS UNDER
MISSES*

digital™

Slide No. 24

NVAX Chip Overview

The Cbox

- Controller for writeback cache with tag and data RAMs on the CPU module *PROTECTED WITH ECC*
- Support for multiple cache sizes and tag and data RAM speeds allows system designer to choose cache configuration independently of CPU speed
- External bus interface provides support for cache coherence protocols for use in MP systems

*MP support for
ALL SYSTEMS*

digital™

*NVAX: DIRECTORY-BASED BROADCAST PROTOCOL
NVAX+: CONDITIONAL WRITE UPDATE SNOOPY PROTOCOL*

Slide No. 25

NVAX Chip Overview

RISC vs. CISC

The terms RISC and CISC apply primarily to *macroarchitecture*, but certain *microarchitectural* design and implementation techniques have become associated with RISC designs. These same techniques may be applied to CISC architectures, such as the VAX, in order to improve performance.


digital™

Slide No. 26

X

NVAX Chip Overview

A RISC-Like CISC Chip



digital™

Slide No. 27

NVAX Chip Internals

Components of Performance

Component	Influencing Factors
CPI	Microarchitecture
Cycle Time	Process Technology, Design Style, Microarchitecture
Instruction Count	Algorithms, Compilers, Macroarchitecture

digital™

Slide No. 28

NVAX Chip Internals

Application of RISC Microarchitectural Techniques

- Macropipelined: Autonomous functional units
- Queued interfaces between boxes
- Data scoreboards
- Branch prediction

AKA - SUPER PIPELINED

digital™

Slide No. 29

NVAX Chip Internals

Autonomous Functional Units

Decrease in the average Cycles Per Instruction (CPI) is most strongly affected by doing more things in parallel. The usual way to do this is to divide instruction execution into smaller steps which can be performed in parallel by fully-pipelined autonomous functional units.

digital™

Slide No. 30

NVAX Chip Internals

Autonomous Functional Units, cont.

- Instruction fetch, decode, operand evaluation
—Load/Store design within instructions (Ibox)
- Integer, logical, and floating point instruction execution on canonical operands (Ebox, Fbox)
- Memory management and cache access (Mbox, Cbox)

digital™

Slide No. 31

NVAX Chip Internals

Inter-Box Queues

With autonomous functional units, queues are required at the critical box boundaries to normalize the rates at which each unit operates.

digital™

Slide No. 32

INSTRUCTION QUEUE
OPERAND AND
RESULT QUEUES

NVAX Chip Internals

Inter-Box Queues, cont.

- Instruction queue: Opcode information (Ibox to Ebox)
- Source queue, destination queue: Pointers to operands and results (Ibox to Ebox)
- MD registers: Memory operand data (Ibox and Mbox to Ebox)
- Branch queue: Branch information (Ibox to Ebox)

digital™

Slide No. 33

NVAX Chip Internals

Inter-Box Queues, cont.

- Specifier queue: Ibox-generated memory specifier addresses (Ibox to Mbox)
- PA queue: Pre-translated physical addresses for outstanding memory stores (Mbox)
- Write queue: Pending packed Bcache writes (Cbox)

digital™

Slide No. 34

NVAX Chip Internals

Data Scoreboards

With autonomous functional units, operations occur out of order with respect to the actual execution of instructions. Scoreboards are required to control access to the correct data.

digital™

Slide No. 35

NVAX Chip Internals

Data Scoreboards, cont.

- Ebox/Fbox GPR write to Ibox GPR read:
MOVAL M,R0
ADDL2 (R0),R1
- Ibox GPR write to Ebox/Fbox GPR read:
MOVL R0,M
ADDL2 (R0)+,R1

digital™

Slide No. 36

EBOX WRITES
ADDRESS INTO
R0.
IBOX READS
ADDRESS

NVAX Chip Internals

Data Scoreboards, cont.

- Fbox GPR write to Ebox GPR read:
ADDF2 R0,R1
MOVL R1,M
- Ebox/Fbox memory store to Ibox operand read:
MOVL R0,(R1)
ADDL2 (R1),R2

digital™

Slide No. 37

X
EBOX STORES TO
MEMORY; MUST
BEAD UPDATED
RESULT

NVAX Chip Internals

Branch Prediction

With PC redirection done early in the pipeline and conditional branch results calculated late, there is a large performance degradation if the pipeline is allowed to drain waiting for a conditional branch result. Branch prediction attempts to predict the path that a conditional branch will take and redirect PC along that path before the condition is known.

digital™

Slide No. 38

NVAX Chip Internals

Branch Prediction, cont.

- 512-entry RAM, indexed by low bits of branch PC
- Each entry contains 4 bits which record the actual direction of the most recent branches
- 16-bit lookup table provides the prediction for each bit pattern
- Prediction added to branch queue, with trap mechanism used to back out on incorrect prediction


BIT PATTERN ENCODING

digital™

Slide No. 39

NVAX Chip Internals

Example 1: ADDL3 R0,(R1),(R2)




GAPS = STATUS

*PARALLELISM
SLOWLY LIMITED
BY LOOKING AT
1 INSTRUCTION*

digital™

Slide No. 40

NVAX Chip Internals Example 2



MORE PARALLELISM

*EBOX SLOWS
DOWN, IBOX
RUNS AHEAD*

digital™

Slide No. 41

NVAX Chip Internals Performance Monitoring Hardware

- Provides access to critical statistics: TB and cache hit rates, CPI, stalls, etc.
- Implemented as a combination of hardware and microcode. Dynamically loaded microcode patches enhance the basic capability
- Access and control provided by privileged performance monitoring program

*APPLICATIONS BEING
DEVELOPED*

*PROTO CODE USED
TO TUNE SOFTWARE*

digital™

Slide No. 42

Functional Results

- Virtually no bugs in pass 1 parts: Fab to operating system boot in 16 days, attributable to unprecedented design verification effort
- Patchable control store used as a debugging tool, and to fix the minor bugs that did exist in pass 1
- Volume parts shipping to customers in production systems

FITS 4 MONTHS EARLIER THAN ORIGINAL SCHEDULE

digital™

Slide No. 43

Performance Results

Benchmark	VAX 4000-600	VAX 6000-600	VAX 7000-600
TPC-A	103.8	102.3	123.8
SPECmark	41.0	42.1	46.6
SPECint	31.8	31.5	34.0
SPECfp	48.6	51.1	57.6

digital™

Slide No. 44

Conclusions

- RISC concepts applied to a CISC machine in order to increase performance significantly over previous VAX microprocessors
- Design takes full advantage of advanced CMOS-4 technology, resulting in up to 90.9 MHz operation
- Support for multiple system environments and configurations
- Which provides leadership performance in VAX products

digital™

REQUEST FOR TECHNICAL PUBLICATION APPROVAL

Author(s) :

NAME	BADGE	DTN
Debra Bernstein	144877	226-6626
Larry L. Biro	116784	225-5154
John F. Brown III	115755	225-6281
John H. Edmondson	205266	225-6249
Jeff Pickholtz	56162	225-4097
Rebecca L. Stamm	138391	225-4802
G. Michael Uhler	74344	225-4735

Today's Date: May 29, 1992

Title: The NVAX and NVAX+ High-Performance VAX Microprocessors

Type of Publication (article, paper presentation, degree presentation, photos, slides etc.): article

Name of Journal, Conference, Symposia, Magazine, Newspaper etc.: _____
Digital Technical Journal

Date of Abstract Submission Requirement: N/A

Date of Publication Submission Requirement: June 8, 1992

Date of Publication or Presentation: DTJ issue, September-November, 1992

Abstract of Paper's Content:

NVAX and NVAX+ are high-performance VAX microprocessors that use techniques that have traditionally been associated with RISC designs to dramatically improve the performance of these chips over previous VAX microprocessors. The two chips provide an upgrade path for existing systems, and a migration path to the new Alpha systems. The design evolved throughout the course of the project as time-to-market, performance, and complexity tradeoffs were made. Special features were also added to the design to address issues of debug, maintenance, and analysis.

NOTE TO REVIEWERS

This paper discusses NVAX+, VAXstation 4000, model 90, MicroVAX 3100, model 90, VAX 4000, models 100, 675, and 690, VAX 7000, model 600, and VAX 10000, model 600, all of which are currently unannounced products. However, the publication date of this article is in the DTJ issue targeted for September-November, 1992, which is well after the July announcement date for these products. In addition, all of these products were discussed at DECWorld and DECUS, and the most recent issue of Digital Review mentions the products by name based on information obtained at DECWorld. This paper contains no information about these systems that is not already in the public domain. Therefore, the fact that these systems have not yet been officially announced should not preclude review of this article. In the unlikely event that these systems are not announced on time, we will make a decision about whether to remove all references, or stop publication of the article.

There is one semi-sensitive piece of information which has intentionally been left as TBD in the paper: the cycle time at which NVAX+ will be shipped in VAX 7000 and VAX 10000 systems. Rather than set expectations with this paper, we simply chose to defer any statement pending a final decision (presumably in June) on the cycle time.

It is important that all individuals in the approval loop realize and appreciate that each of the approval signatures will reflect the reviewing person has examined the proposed publication or public disclosure to determine, to the best of their knowledge, whether the material meets any of the criteria listed in questions 1-5 below. Therefore, each person in the signature loop is required to place his/her initials after review of each of the questions and place full signature and date on the last page.

If you answer YES to any of the following questions, please attach a brief explanation. Your comments and concerns will be addressed by the appropriate person for resolution (i.e. legal, technical etc.). Raising issues or concern will not hinder or preclude the publication process. By following these guidelines, you are helping to ensure the maintenance of proper boundaries around Digital's intellectual property and technical information and to ensure the utilization of patent and licensing possibilities.

1. To the best of your knowledge, does this material describe part or all of any unannounced product (part, component or system) or service, or an advanced development project (including results), or any other technical development or design not generally known outside of Digital? If the answer is YES, please attach a brief explanation.

Yes. See Note to Reviewers above.


Initials:

AW
HW *BTR*
RF

2. To the best of your knowledge, does this material contain information that, if disclosed, could help our competitors, but, if kept secret, could help Digital maintain a competitive edge. This information could be about past, present, or planned processes, tests, tools, manufacturing or general technology, research projects (including project names), Digital's business (such as its plans or its organization, i.e. the names and titles of co-workers), or basic or applied research having potential long-term effect on Digital's business. It could also be information that Digital is considering or has dropped programs, vendors, methodologies, or technologies? If the answer is YES, please attach a brief explanation.

No.


Initials:



3. To the best of your knowledge, does this material describe a potentially patentable idea for which a patent application has not yet been filed. (All developments made by Digital employees that IN ANY WAY are different from what already exists, whether in Digital or third-party products or in existing internal or external publications, are considered patentable until the Patent Committee determines that Digital has no current interest in patenting the inventions or in maintaining trade secret protection.)? If the answer is YES, please attach a brief explanation.

Yes. The combination of the NVAX/NVAX+ performance monitoring hardware and microcode patch capability is the subject of a pending patent request. Based on the current schedule, the patent will be filed before the DTJ issue goes to press.


Initials:



4. To the best of your knowledge, does this material contain comments about proposed, pending or past litigation or proposed, existing or past legislation. (Statements about such litigation must be approved by the Law Department and Digital Public Relations, and comments about such legislation must be approved by Digital Government Relations and the Law Department? If the answer is YES, please attach a brief explanation.

No.

Initials:



5. To the best of your knowledge, does this material contain any statements about the capabilities of or performance of any Digital products, or a comparison with or critique of third party products, or representations about Digital's market position, or the ability of Digital or its products to "eliminate", "control", "dominate", etc. any third party or its products, or any such statements which might be construed as detrimental to Digital or its business? If the answer is YES, please attach a brief explanation.

No.

Initials:

PP *RS* *OB* *NVA*

6. Would the AUTHOR(S) like to submit this paper for an honorarium from Digital (yes or no)? Yes

If YES, please see attached HONORARIUM PROGRAM GUIDELINES.

ABSTRACT APPROVAL SIGNATURES

Author's
CC Manager

Consulting
Engineer

Legal
Representative

Bob Feltovic

TECHNICAL PUBLICATION APPROVAL SIGNATURES

SIGNATURES

DATE

Author







Author's
CC Manager

Consulting
Engineer

SCO IPC
Member

Legal
Representative

SCO STAFF
MEMBER

	6/1/92
	6/1/92
	6/1/92
	6/1/92
 Bob Feltovic	6/03/92
 for Bill Johnson	6/5/92