X (88 18.2013

Spear, Inc.





Mr. F. G. Snyder, Mgr. Lockheed Electronics 6201 E Randolph Street Los Angeles, California 90022

Dear Mr. Snyder:

Thank you for your interest in our micro-LINC-300 system. The enclosed "Interim Data Sheet" and Competitive Comparison will give you a feel for the physical attributes and capabilities of the system and its competitive advantages over similar type equipments from both a hardware and software standpoint.

As you can readily see, the micro-LINC-300, with its integrated circuit logic and modular design, is a very fast and flexible device. With a command lexicon of 62 instructions, a powerful array of machine orders is available to perform a variety of functions.

System price for the basic micro-LINC is \$46,500. The system may be purchased or leased. An average monthly charge, based on a five-year lease plan, will run about \$1,000. per month. Delivery of the system is four months after receipt of order.

If there is any additional information we may provide, please call or write.

Sincerely yours,

John N. Burns Asst. Marketing Manager SPEAR, INC.

JNB/ah Enc.



(Interim Data Sheet)

SPEAR, INC. 335 BEAR HILL ROAD, WALTHAM, MASSACHUSETTS 02154

TELEPHONE: (617) 899-4800

GENERAL CHARACTERISTICS

The new SPEAR micro-LINC-300 is a storedprogram general purpose computer specifically designed for scientific and engineering computation and on-line data processing. This device, based on the original M.I.T .-Washington University LINC design, retains all of the unique operational features of this exceptional laboratory computing system and adds improved integrated circuit logic and greatly increased capability, which have earned it the name of "Super LINC".

The basic micro-LINC-300 offers 4,096 words of core memory (12-bit word), a dual magnetic tape unit, and several input/output devices. Included in the basic array are an Alpha-numeric keyboard, Cathode ray tube display, analog to digital conversion and a 16-channel analog multiplexer with independent sample and hold circuits for each channel.



SPECIAL FEATURES

- Memory access, 500 nanoseconds cycle time, 1 microsecond.
- Buffered tape Provides parallel processing feature during tape operation.
- Third generation design MECL II integrated circuit logic.
- Memory expandable to 32,768 words of memory.
- RAM feature Rapid Access to Memory.
- Expanded I/O.
- Automatic program Interrupt on power off.
- Outstanding program power.

MICRO-LINC-300 SPECIFICATIONS

CENTRAL PROCESSOR

Basic Memory: 4,096 Words (Expandable

to 32K)

Word Length: Twelve (12) Bits

Arithmetic: One's Complement

Memory Access: 400 Nanoseconds

Memory Cycle Time: 1 Microsecond

Addition: 2 Microseconds

Multiplication: 14 Microseconds

A/D Conversion: 7 Microseconds

9 Bits

Digital I/O: 1 MHz Maximum

MAGNETIC TAPE

The standard micro-LINC-300 contains two (2) individual magnetic tape units. Each tape contains 512 consecutively numbered blocks capable of storing 256 12-bit words, for a total of over 3,000,000 bits. Two additional tape units may be added to increase storage to over 6 million bits of information.

Tape Specifications

3/4" Sandwich 400 BPI

2.5" Block Size

1/25 sec. Block Scan Time

1/10 sec. Start/Reversal Time

ALPHANUMERIC OSCILLOSCOPE DISPLAY

The alphanumeric oscilloscope's display letters and digits are generated by a special program instruction. This display feature is particularly useful for guiding unskilled operators in the use of the computer.

POWER

115V-60 cycle single phase. Approx. 1,000 watts. Can be provided for 220V or 50 cycle operation on request.

DIMENSIONS

Main Frame: 30" Wide x 30" Deep

x 62" High.

Scope Table: 36" Wide x 30" Deep.

ANALOG INPUT

Sixteen (16) channels of A/D conversion are provided with the basic system, twelve (12) of which are for input of external signals and four (4) for potentiometer control.

Independent sample and hold circuits are provided for each channel.

Input Current:

Unipolar: 40 µa full-scale

Bipolar: ±20 µa for ±full-scale

Input Impedance: 50K (nom) @ +1V F.S.

Frequency Response of Preamps:
Acquisition Time: 1.5 µsec.
Aperture Time: 100 nanosec.
Pecovery Time: 10 µsec.

DIGITAL INPUT

Thirteen (13) digital input lines for program control.

OPR Class
(500 KHz max)
One 12-bit parallel data
entry to Accumulator.
Twelve (12) input lines
for control of pause.

RAM Class One 12-bit parallel Rapid (1 MHz max) Access to Memory channel.

INTERPUPT One Interrupt line under Program Control.

MISCELLANEOUS Four (4) digital inputs for control of OPR & RAM.

DIGITAL OUTPUT

Twenty-two (22) digital output lines under program control.

OPP Class One 12-bit parallel data (500 KHz max) output from Accumulator.

RAM Class One 12-bit parallel Rapid (1 MHz max) Access to Memory channel.

RELAY Register One 6-bit parallel data output from Relay

Register.

MISCELLANEOUS Twelve (12) Timing and Control outputs for use with RAM & OPR.


SPECIAL FEATURES

RAM - Rapid Access to Memory.

Buffered Tape Operation.

INPUT-OUTPUT

(48) different devices can be individually selected and addressed.



OPDER CODE

The micro-LINC-300 command lexicon is comprised of 62 instructions which give the user a powerful and flexible array of machine orders. The following list indicates the instruction type, mnemonic code, execution time, and explanatory footnotes.

		MNEMONIC CODE		EXECUTION TIME	FOOTNOTE
	INSTRUCTIONS ARITHMETIC	LAM 1 B	Add contents of X to A Add contents Y to A Add to contents Y Link-Add to contents Y Multiply by contents Y results in A and Z	2 2-3 1/8 3-4 1/8 3-4 1/8 14-15 1/8	1 1 1
	STORE/LOAD	STC X	Store contents of A in	2	
		STA 1 B	X and clear A Store contents of A in	2-3 1/8	1
		STH 1 B	location Y Store half word in	2-3 1/8	1
		LDA i B LDH i B	location Y Load contents Y into A Load specified half of contents Y into A	2-3 1/8 2-3 1/8	1
		ZTA	Load 11 bits of Z	1	
		MSC 4	Load Tape Accumulator	1	
	CONTROL/LOGICAL	MSC 2 MSC 12 CLR NOP COM BCL 1 B	Halt Set Flag Clear Flag Clear A No Operation Complement A Bit clear (Reference	1 1 1 1 2-3 1/8	1
		BCO i B	word in Location Y) Bit complement (Refer-	2-3 1/8	1
		BSE 1 B	ence word in Location Y) Bit Set (Reference word		1
		SET 1 B	in Location Y) Set Register B Equal to contents of P + 1 (if i = 1) or contents of address specified by P + 1 (if i = 0) "Buffer" following Tape Instruction	2-3 1/8 3-4	1
	MEMORY	LMB P	Set Lower Memory Bank	1	
	PERMIT	UMB P	to Page P Set Upper Memory Bank	1	
		OPID I	to Page P	_	
	SHIFT/ROTATE	ROL i n ROR i n SCR i n	Rotate Left Rotate Right and into Z Scale Right and into Z	2-4 2-4 2-4	3 3 3
	SKIP/JUMP	SNS i n	Skip if sense switch n	1	2
		SKP i 17 SKP i 16	(0≤ n≤5) is up Skip if Flag is set Skip if Tape Buffer is busy	1	2 2
		AZE 1 APO 1 OVF 1	Skip if A is zero Skip if A is positive Skip if Overflow	1 1 1	2 2 2
		IBZ 1	during addition Skip if tape is	1	2
		SXL i n	between blocks Skip if external level line n (0 ≤ n ≤ 14) is negative	1	2
		LZE i ZZZ i	Skip if Link-Bit zero Skip if Bit Zero of Z is zero	1	2 2

MNEMONIC CODE			EXECUTION TIME	FOOTNOTE
PIN	i	Skip if Pause	1	2
KST	1	Skip if key has been	1	2
XSK	1 B	Skip if Register B $(0 \le B \le 178)$ is 17778. Index register first	2 1/8	1
SAE	1 B	Skip if A equals	2-3 1/8	1
SRO	1 B	Rotate contents Y;	2 1/8 -	1
SHD	1 B	Skip if right half A	2-3 1/8	1
JMP	Х	Jump to register X	2	
DIS	i B	A to Relay buffer Relay buffer to A Display character on scope (pattern con- trolled by contents of Y) Display point on scope: vertical from A, horiz. from register B Sample and A/D convert	1 1 15-28 1/8 4 1/8	1
OPR 1	m	signal on input line n $(0 \le n \le 17)$ Operate channel n or m; pause if i = 1. The OPP instructions are a power ful set of in-out com-	-	4
RCG : RDE : MTB : WRC : WCG : WRI :	i u i u i u i u i u i u i u	Write block Check tape Write clock track on un- marked tape 1 Location Y is specifie i = 0, B = 0; Y is add in P + 1 i = 1, B = 0; Y is P + i = 0, 1 \le B \le 17; Y is register B i = 1, 1 \le B \le 17; Y is register B after inde 2 When i = 0, instruction when i = 1, condition reversed 3 n (0 through 178) specifies	2 + Pause 2 + Pause 1 ed as follows dress given 1 address in exing on is as state for skip is	ted;
	PIN KST XSK SAE SRO SHD JMP ATR RTA DSC DIS SAM OPR OPR ENI MSC RDC RCG RDE WCG WRI CHK	CODE PIN 1 KST 1 XSK 1 B SAE 1 B SRO 1 B SHD 1 B JMP X ATR RTA DSC 1 B DIS 1 B SAM 1 n OPR 1 n OPR m ENI 7 RDC 1 u RCG 1 u	PIN 1 Skip if Pause interrupted Skip if key has been struck XSK 1 B Skip if Register B (0 ≤ B ≤ 178) is 17778. Index register first if 1 = 1 SAE 1 B Skip if A equals contents Y SRO 1 B Rotate contents Y; skip if bit ll is zero SHD 1 B Skip if right half A differs from Half of Y JMP X Jump to register X At Relay buffer to A Display character on scope (pattern controlled by contents of Y) DIS 1 B Display point on scope: vertical from A, horiz. from register B SAM 1 n Sample and A/D convert signal on input line n (0 ≤ n ≤ 17) OPR in Operate channel n or m; pause if 1 = 1. The OPP instructions are a power ful set of in-out commands which are partiall controlled by signals from external devices. Enable Interrupt MSC 7 Disable Interrupt RDC 1 u Read and check block Read and check group of blocks RDE 1 u Read and check block Read and check group of blocks RDE 1 u Read and check block WCG i u Write and check group wII i u Write block CHK i u Check tape 1 Location Y is specified i = 0, B = 0; Y is add in P + 1	PIN 1 Skip if Pause 1 interrupted Skip if key has been struck XSK 1 B Skip if Register B 2 1/8 (0 ≤ B ≤ 178) is 17778. Index register first if 1 = 1 SAE 1 B Skip if A equals 2-3 1/8 contents Y Skip if bit l1 is zero 3 1/4 differs from Half of Y Jump to register X 2 ATR Relay buffer 1 Relay buffer 1 Relay buffer to A 1 DSC 1 B Display character on 15-28 1/8 vertical from A, horiz. from register B SAM 1 n Sample and A/D convert 7 signal on input line n (0 ≤ n ≤ 17) OPR 1 n Operate channel n or m; 2 pause if 1 = 1. The OPF instructions are a powerful set of in-out commands which are partially controlled by signals from external devices. ENI Enable Interrupt 1 Disable Interrupt 1 Disable Interrupt 1 Disable Interrupt 1 Disable Interrupt 2 Pause of blocks 2 + Pause of blocks 3 Disable Interrupt 1 Disable Interrupt 1 Disable Interrupt 2 Disable Interrupt 2 Disable Interrupt 3 Disable Interrupt 3 Disable Interrupt 4 Disable Interrupt 5 Disable Interrupt 6 Diocks 7 Disable Interrupt 7 Disable Interrupt 1 Disable Interrupt 2 Disable Interrupt 3 Disable I

 $40 \le n \le 17, 40 \le m \le 77$

COMPETITIVE ANALYSIS

In view of the fact that the new micro-LINC-300 and the DEC LINC-8 are both based on the original LINC (Laboratory Instrument Computer) developed at M.I.T. and Washington University, there has been occasional confusion, with some people believing that the two machines are fundamentally the same. This discussion is intended to give a prospective user a factual view of the principal differences of these two machines.

DEC upgraded the original LINC concept by melding a portion of a LINC with their conventional PDP-8. SPEAR, on the other hand, took the LINC concept as originally conceived, and completely redesigned it to extend its capability while retaining the unique qualities of the LINC. These two differing design approaches have a direct effect on the relative power of the machines, as well as an impact on the degree of difficulty placed on the user. Comparative specifications and a brief user discussion follow:

In order to use the LINC-8 as a LINC, it is essential that you load an interpretive routine (PROGOFOP) in for LINC programs. This occupies 25% of core memory, thereby reducing the useful size of the core memory. Many people have also presumed that, since a FORTRAN compiler is available for the LINC-8, this is then suitable for the LINC portion of the LINC-8; but this is not the case. The FORTRAN compiler has no bearing on any LINC programs. Moreover, it is important to recognize that virtually any FORTRAN compiler in a 4,000-word core memory machine is virtually useless. This is due to the fact that the FORTRAN compiler must be abbreviated to fit within a 4,000-word memory, thereby eliminating a great deal of the assumed power; and, secondly, the DEC FORTRAN occupies approximately 75% of memory just for the compiler alone, leaving minimal working area in memory. Users will almost always prefer the powerful arithmetic subroutines which have been developed by Washington University or by various LINC users. These routines are available to LINC-8 and micro-LINC-300 customers alike. One of the major differences between the LINC-8 and the micro-LINC-300 is the fact that, by virtue of the LINC-8 design approach, we are told that it is no longer equivalent in ease of use to the traditional LINC and the micro-LINC-300. It is essential to understand both LINC and PDP-8 programming languages in order for successful utilization. Since the PDP-8 language is inferior to the LINC language, there is no advantage to the user in having to use both; it is merely a restriction placed on the user by virtue of the design approach.

In contrast, none of these limitations exists in the micro-LINC-300. The machine has a few instructions beyond the traditional LINC repertoire, to take advantage of the greater capability; but, beyond this, the matter in programming and operating is directly relatable to the traditional LINC approach.

There are numerous additional differences in the programming and operation of the two machines which are often subtle but significant to the user. These should be carefully investigated and evaluated. The following is a comparison of some of the operating characteristics of the two machines. LINC-8 specifications were taken from the DEC Small Computer Handbook.

MICRO-LINC-300

LINC-8

Buffered Tape

No Buffered Tape

This is a major addition to the LINC design concept to maximize the advantages of the low cost tape storage. This permits parallel processing while tape operations are being carried out.

LINC program processing ceases during tape operation.

Speed:

1 microsecond

1.5 microsecond

Note:

Micro-LINC-300 is apparently only 50% faster. However, a comparison of instruction execution times shows the micro-LINC-300 to be a significantly faster, more powerful system.

	M-L-300	LINC-8
Multiply	14-15 1/8 usec	33-34.5 usec
Display Character	14-26 usec	75-149 usec
Display Point	4 1/8 usec	18 usec
OPR I/O Control	2 usec	150 usec
Rotate Instruction	2-4 usec	3-13.5 usec
Sample Analog	7 usec	21 usec
Channel N and		
A/D Convert		

Rapid Access to Memory RAM Feature Data Break

Analog to Digital Conversion:

7 usec

21 usec

Sample and hold for each channel

1 sample and hold

Memory:

4,096 words standard

4,096 words standard

Useful memory 25% greater than LINC-8

PROGOFOP reduces useful memory size by 25%