





Might be helpful to show the way the listed delays enter into the memory cycle:







PROPOSED M.T.C. TEST STORAGE  
 H.E. ANDERSON OCT. 16, 1952

PRINT ISSUED  
 OCT 28 1952

M. T. C. PROPOSED ORDER CODE

STORAGE ORDERS	
00000	hv = Display V=N(A)H=N(AR)
00001	ho = " V=0 H=N(AR)
00010	sa = special add (Overflow in alarm FF)
00011	—
00100	td
00101	—
00110	ts
00111	ci = copy into REG. X from In-Out Equip. VIA AR
01000	su
01001	cs
01010	ad
01011	ca
01100	td
01101	—
01110	ts
01111	co = copy from REG X to In-Out Equip. VIA AR


NON-STORAGE ORDERS	
10000	th = sp, check or alarm, halt
10001	tp = sp, check or alarm
10010	kh = cp, check or alarm, halt
10011	ck = cp, check or alarm
10100	sh = sp, halt
10101	sp
10110	ch = cp, halt
10111	cp
11000	sl = shift left arithmetically
11001	sl
11010	cr
11011	sr
11100	ro = read out (Prepare to punch a new card)
11101	ro = " " " " " " " " " "
11110	ri = " in ( " " read " " " )
11111	ri = " " " " " " " " " "

NOTE:  
N(AR) ≡ NUMBER IN AR

PRINT ISSUED  
OCT 28 1952

H. E. ANDERSON  
10/27/52..

SA-53569



\* The "4-second" trigger is restored once per instruction cycle and does not fire T<sub>5</sub> unless an interval of something like 4 seconds occurs between instructions.


*Suppress gong, suppress shutdown, clear comp. lines*

### BLOCK SCHEMATIC MTC ALARM SYSTEM, K

W.A. Hosier Jan. 8, 1953

SA-53569

CONTROL SWITCH FF CONTENTS															
No.	Instr	F0	F1	F2	F3	F4	F5	No.	Instr	F0	F1	F2	F3	F4	F5
*PGM TIMING*															
0	ha	0	0	0	0	0	0	18	tn	1	0	0	1	0	
2	ds	0	0	0	1	0		19	np	1	0	0	1	1	
3	ld	0	0	0	1	1		20	md	1	0	1	0	0	
4	st	0	0	1	0	0		24	cr	1	1	0	0	0	0
6	ra	0	0	1	1	0		25	sr	1	1	0	0	1	0
8	ca	0	1	0	0	0		25A	src	1	1	0	0	1	1
9	ad	0	1	0	0	1		28	pr	1	1	1	0	0	0
10	cs	0	1	0	1	0		28A	prc	1	1	1	0	0	1
11	su	0	1	0	1	1		30	tl	1	1	1	1	0	0
16	tr	1	0	0	0	0		30A	rlc	1	1	1	1	0	1
17	tp	1	0	0	0	1									



ABBREVIATIONS

- AC = Accumulator
- AR = A-Register
- BR = B-Register
- Clr = clear
- Comp = complement
- CS = Control Switch
- FD = Disturb Gate Gen.
- FF = Flip-Flop
- FM = Master (Alarm) FF
- FR = Read Gate Generator
- FS = Start Over Control FF
- FW = Write Gate Generator
- Gt = gate
- LR = Live Register
- MS = Memory Switch
- PC = Program Counter
- PS = Panel Storage Switch
- Rd = read
- rt = right
- SC = Step Counter
- Sw = switch
- LFGP = Lo-Freq. Pulse Gen.

NOTES

A. Line II (106b) is "On" for normal operation. Line I (106a) is "On" when Operation Timing is suppressed; used for automatically cycling through Memory.

B. Parity checking occurs only for words read out of magnetic memory (addresses 1024-2047).

C. DS° and DS' are 0 and 1 sides of Digit Selector Switch, which is in turn connected to a selected FF in AR for automatic memory display. Both DS lines are "off" for normal computer operation.

D. This delay is provided so that any alarm will stop the computer at the end of the current instruction.

SYMBOLS

Gate Tube with dc. input level. Designation indicates for what conditions the tube will be on.

F2°·F3' means this tube will be on if F2<sub>0</sub> holds a "0" AND F3 holds a "1".

(· is logical notation for "AND"; + is logical notation for "OR")

n Delay Line Delay = n microseconds.

Pushbutton.

DRAWING REFERENCES:  
 COMPLETE BLOCK DIAGRAM: SD 37376  
 BLOCK SCHEMATIC:

PRINT ISSUED  
 APR 27 1953



MASSACHUSETTS INSTITUTE OF TECHNOLOGY  
 DIGITAL COMPUTER LABORATORY  
 DEPT. OF ELECTRICAL ENGINEERING - D. I. C. PROJECT NO.

BLOCK DIAGRAM, PULSE, CONTROL, MTC

SCALE: - DR. BAGLEY 4-25-53

ENG. 4-25-53 CK. APPD. SC-37460

Control Sw. FF Contents		FO	F0'	F1	F1'	F2	F2'	F3	F3'	F4	F4'	F5	F5'
No. Instr.	Par. Time	0	0	0	0	0	0	0	0	0	0	0	0
0 na	0	0	0	0	0	0	0	0	0	0	0	0	0
2 ds	0	0	0	0	0	0	0	0	0	0	0	0	0
3 id	0	0	0	0	0	0	0	0	0	0	0	0	0
4 st	0	0	0	0	0	0	0	0	0	0	0	0	0
6 na	0	0	0	0	0	0	0	0	0	0	0	0	0
8 ca	0	0	0	0	0	0	0	0	0	0	0	0	0
9 od	0	0	0	0	0	0	0	0	0	0	0	0	0
10 cs	0	0	0	0	0	0	0	0	0	0	0	0	0
17 su	0	0	0	0	0	0	0	0	0	0	0	0	0
16 tr	1	0	0	0	0	0	0	0	0	0	0	0	0
17 tp	1	0	0	0	0	0	0	0	0	0	0	0	0
18 tn	1	0	0	0	0	0	0	0	0	0	0	0	0
19 np	1	0	0	0	0	0	0	0	0	0	0	0	0
20 md	1	0	0	0	0	0	0	0	0	0	0	0	0
24 ca	1	1	0	0	0	0	0	0	0	0	0	0	0
25a cao	1	1	0	0	0	0	0	0	0	0	0	0	0
25 sb	1	1	0	0	0	0	0	0	0	0	0	0	0
25a sco	1	1	0	0	0	0	0	0	0	0	0	0	0
28 pu	1	1	0	0	0	0	0	0	0	0	0	0	0
28a sco	1	1	0	0	0	0	0	0	0	0	0	0	0
30 rd	1	1	0	0	0	0	0	0	0	0	0	0	0
30a sco	1	1	0	0	0	0	0	0	0	0	0	0	0




PRINT NO. 7  
MAY 14 1953  
ISSUED TO K. Olsen

GRADED BY: DATE: THIS IS A GRADED DRAWING OF HIGHEST GRADE APPROVED BELOW:  
GRADE I FOR REFERENCE ONLY  
GRADE II PRELIMINARY DESIGN  
GRADE III FINAL DESIGN

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DIGITAL COMPUTER LABORATORY DEPT. OF ELECTRICAL ENGINEERING - D. I. C. PROJECT NO.			
Block Schematic, Control, MTC			
SCALE:	DR. B. Farley	SD-53580	
ENG. C. Farley	APPD. H. A. G.		



Control Sw. FF Contents							
No.	Instr.	FO	F1	F2	F3	F4	F5
0	ha	0	0	0	0	0	0
2	ds	0	0	0	1	0	0
3	id	0	0	0	1	1	0
4	st	0	0	1	0	0	0
6	ra	0	0	1	1	0	0
8	ca	0	1	0	0	0	0
9	ad	0	1	0	0	0	1
10	cs	0	1	0	1	0	0
11	su	0	1	0	1	1	0
16	tr	1	0	0	0	0	0
17	tp	1	0	0	0	1	0
18	tn	1	0	0	1	0	0
19	rp	1	0	0	1	1	0
20	md	1	0	1	0	0	0
24	ca	1	1	0	0	0	0
24a	caC	1	1	0	0	0	1
25	sa	1	1	0	0	1	0
25a	saC	1	1	0	0	1	1
28	pa	1	1	0	0	0	0
28a	paC	1	1	0	0	1	0
30	ri	1	1	1	0	0	0
30a	riC	1	1	1	0	1	0



Control Sw. FF Contents


No.	Instr.	FO	F1	F2	F3	F4	F5
0	ha	0	0	0	0	0	0
2	ds	0	0	0	1	0	0
3	id	0	0	0	1	1	0
4	st	0	0	1	0	0	0
6	ra	0	0	1	1	0	0
8	ca	0	1	0	0	0	0
9	ad	0	1	0	0	0	1
10	cs	0	1	0	1	0	0
11	su	0	1	0	1	1	0
16	tr	1	0	0	0	0	0
17	tp	1	0	0	0	1	0
18	tn	1	0	0	1	0	0
19	rp	1	0	0	1	1	0
20	md	1	0	1	0	0	0
24	ca	1	1	0	0	0	0
24a	caC	1	1	0	0	0	1
25	sa	1	1	0	0	1	0
25a	saC	1	1	0	0	1	1
28	pa	1	1	0	0	0	0
28a	paC	1	1	0	0	1	0
30	ri	1	1	1	0	0	0
30a	riC	1	1	1	0	1	0

Control Sw. FF Contents							
No.	Instr.	FO	F1	F2	F3	F4	F5
0	ha	0	0	0	0	0	0
2	ds	0	0	0	1	0	0
3	id	0	0	0	1	1	0
4	st	0	0	1	0	0	0
6	ra	0	0	1	1	0	0
8	ca	0	1	0	0	0	0
9	ad	0	1	0	0	0	1
10	cs	0	1	0	1	0	0
11	su	0	1	0	1	1	0
16	tr	1	0	0	0	0	0
17	tp	1	0	0	0	1	0
18	tn	1	0	0	1	0	0
19	rp	1	0	0	1	1	0
20	md	1	0	1	0	0	0
24	ca	1	1	0	0	0	0
24a	caC	1	1	0	0	0	1
25	sa	1	1	0	0	1	0
25a	saC	1	1	0	0	1	1
28	pa	1	1	0	0	0	0
28a	paC	1	1	0	0	1	0
30	ri	1	1	1	0	0	0
30a	riC	1	1	1	0	1	0

Read down for order of cabling

401	FO <sup>0</sup>	FO <sup>1</sup>	F1 <sup>0</sup>	F1 <sup>1</sup>	F2 <sup>0</sup>	F2 <sup>1</sup>	F3 <sup>0</sup>	F3 <sup>1</sup>	F4 <sup>0</sup>	F4 <sup>1</sup>	F5 <sup>0</sup>	F5 <sup>1</sup>
250	251	252	253	254	255	256	257	258	259	260	261	
525B	305B	305B	40B	41A	527B	212B	405A	305A	318A	227A	227B	
	318B	305A	405A	305A	527A	321A	305A	218A	323B	227A	227B	
	405A	210B	405B	318B	417B	405B	218B	412A				
	405B	318A	210A	318A	305B	417B	318A				525A	
	515B	318B	210B	124B	527B	414A					526A	
		527A		116B		527A						
				124A								

- Misc. FF's
- 517<sup>3</sup> 730A → 2036 → 201J → 314B (p1, ha)
  - 730B → 201K → 508B
  - 517<sup>4</sup> 816 → FS → 515A
  - 517<sup>3</sup> 208B → FR → 201A → Read Gate, 115
  - 805B → 201A → 201D
  - 208A → 201A → 201D
  - 517<sup>3</sup> 208D → FW → 201G → Write Gate minus 116
  - 805B → 201G → 201D
  - 208C → 201G → 201D → plus 118
  - 517<sup>3</sup> 208F → FD → 201F → Disturb Gate, 117
  - 805B → 201F → 201F
  - 208E → 201F → 201F



PRINT NO. 7  
JUN 18 1953  
ISSUED TO K. Olem


GRADED BY: DATE: THIS IS A GRADED DRAWING OF HIGHEST GRADE APPROVED BELOW:  
GRADE I FOR REFERENCE ONLY  
GRADE II PRELIMINARY DESIGN  
GRADE III FINAL DESIGN

MASSACHUSETTS INSTITUTE OF TECHNOLOGY  
DIGITAL COMPUTER LABORATORY  
DEPT. OF ELECTRICAL ENGINEERING - D. I. C. PROJECT NO.

Block Schematic, Control, MTC

SCALE: DR. B. Farley  
APPD. F. D. 53  
SD-53580

DATE: 6-18-53  
CHK. B. Farley, R. S. Farley, V. G. Farley



PRINT ISSUED  
OCT 15 1952

BLOCK SCHEMATIC MTC  
A-REGISTER, AR


WAH 10.15.52

Ac 0

Ac 9

Ac 10


Ac 15



PRINT ISSUED  
OCT 28 1952

BLOCK SCHEMATIC  
MTC ACCUMULATOR, Ac  
H.E.A. OCT. 9, 1952


NOTE: MS = REGULAR MAGNETIC STORAGE  
PS = PANEL STORAGE



PRINT ISSUED  
NOV 3 1952

M.T.C, STORAGE  
CONTROL  
H.E. ANDERSON

11/3/52



1 1/2  
 1 1/2  
 1 1/2  
 1 1/2

4"


18"

1/8" aluminum  
 no holes  
 gray hammer tone paint  
 make one

PRELIMINARY PRINT  
 NOT TO BE USED FOR CHECKING OR  
 FOR MANUFACTURE

PRINT ISSUED  
 MAR 16 1954


Experimental Rock Filter K. O. A. 15 March 1954.



(PARITY)  
AR 16

PRINT ISSUED  
NOV 6 1952


BLOCK SCHEMATIC MTC  
A-REGISTER, AR



Single - Digit Adder


fig 9

K. O. A. 18 Feb 52




4 POSITION MAGNETIC MATRIX SWITCH (alternate)





8 POSITION Magnetic Matrix Switch

K Olsen 25 Feb




points A & B are driven from the plates of a flip-flop

Blocking Oscillator Stepping Register


K. Ober 27, June 1952

SA




8-POSITION MAGNETIC MOTOR SWITCH.

K. Alan




8-POSITION MAGNETIC MATRIX SWITCH.

K. K. K.




SINGLE DIGIT ADDER

50919




8-POSITION MAGNETIC MATRIX SWITCH.

K. K. K.




SINGLE DIGIT ADDER



Single Digit Adder

f, 9






8-POSITION Magnetic-Matrix Switch

FEB 26 1952


K Olson 25 Feb

Handwritten characters, possibly a stylized 'P' or 'R' with a horizontal line through it, and a vertical line to its right.


Handwritten characters, possibly a stylized 'S' or 'E' with a horizontal line through it, and a vertical line to its right.



4-POSITION MAGNETIC-MATRIX SWITCH




4 POSITION MAGNETIC MATRIX SWITCH




SATURABLE TRANSFORMER WITH SEVERAL CONTROL WINDINGS.

K. Olson 26 Feb




4-POSITION MAGNETIC-MATRIX SWITCH (alternate)



Single Digit Adder

fig 9


K. Olsen 18 Feb 52



8-POSITION Magnetic-Matrix Switch

K Olsen 25 Feb






Flux-Current Plotter


19 Apr. 1952

Kolan




Flux-Current Plotter

19 April 1952 K Olsen




Core Driving Flip-Flop

Koker 23 June '52




Circuit Schematic, Sensing Amplifier, Ceramic Array II  
 Koka May 19, 1952




Block Diagram, Ceramic Memory Array II

Koken 4 April 1952




Magnetic Matrix Switch II  
(Alternate)

K. Oker Apr. 4, 1952




D.C. Decoder #4  
 K.H.O.  
 1 March 51



Calibrated Flux-Current Plotter


Kelsen Aug. 4 1952






Monostable Flip-Flop.

K. O. S. M.



Scheme for Writing "ZERO"  
Without a "Z" Winding


Kasper  
April 4 '52




#1

DC Decoder  
K.H.O.


21 Feb '51



D.C. Decoder #2  
 K.H.O.  
 28 Feb 51




D.C. Decoder #3  
 K.H.O.  
 1 March 51



DC Decoder #2  
 K.H.O.  
 21 Feb '51

SA-36579-2




APR 24 1951

7AD7 D-C FLIP FLOP D-C COUPLED TO ITS LOAD

MASSACHUSETTS INSTITUTE OF TECHNOLOGY		
SERVOMECHANISMS LABORATORY		
DIC NO. 6345	DR. R Best	CK.
ENG. R Best	SA-36579-2	

SA-36579-2




7AD7 D-C FLIP FLOP D-C COUPLED TO ITS LOAD

APR 24 1951

MASSACHUSETTS INSTITUTE OF TECHNOLOGY SERVOMECHANISMS LABORATORY		
DIC NO. 6345	DR. R Best	CK.
ENG R Best	SA-36579-2	






7AD7 D-C FLIP FLOP D-C COUPLED TO ITS LOAD

APR 24 1951

MASSACHUSETTS INSTITUTE OF TECHNOLOGY		
SERVOMECHANISMS LABORATORY		
DIC NO. 6345	DR. R. Best	CK.
ENG. R. Best	SA-36579-2	

# DECODER OUTPUT AMPLIFIER





100 OHM POT, SHOULD BE VARIED SO THAT OUTPUT IS +2 VOLTS WHEN THE INPUT IS GROUNDING.  
 10K POT. " " " " " " " " +22 VOLTS " " " " AT ITS MOST NEGATIVE VOLTAGE.

PRINT ISSUED  
 MAR 1 1953

MASSACHUSETTS INSTITUTE OF TECHNOLOGY		
SERVOMECHANISMS LABORATORY		
DIC NO. 6345	DR R. Bart	CK. —
ENG. R. Bart	SA-36905	

# MTC DECODER OUTPUT AMPLIFIER






SERVO MECHANISMS LABORATORY OF THE  
**MASSACHUSETTS INSTITUTE OF TECHNOLOGY**  
 DIVISION OF INDUSTRIAL COOPERATION PROJECT NO.


Array Driver Breadboard #2.

SCALE:	DR.	<b>A-</b>
ENG.	CK.	



SECTIONS 2 THRU 10 ARE IDENTICAL WITH SECTION 1 EXCEPT FOR COMPONENT NUMBERS  
R2 IS A 100Ω, W-W, IRC, ±1% RESISTOR IN SECTION 10 ONLY (R2-10)



SECTION 1



SECTION 0



DRAWING REFERENCES:  
1. AL. PANEL: E-50057.  
2. ASSEMBLY: E-50059.  
3. PL-50059.

NOTES:  
1. UNLESS OTHERWISE SPECIFIED, THE FOLLOWING SHALL APPLY TO ALL COMPONENTS ON THIS DRAWING:  
a. RESISTORS ARE JAN SPEC., 1W, ±10%.  
b. CAPACITORS ARE JAN SPEC. MICA, ±5%.  
c. VIDEO CONNECTORS ARE TYPE US-290/U.  
d. E2, E3 & E4 ARE 4 PIN JONES STRIP.  
2. SOLID CIRCLE ON CONNECTORS INDICATES CONNECTION IN VIDEO CIRCUIT.


PRINT NO. 3 DATE 1-8-52  
ISSUED TO K. Olson

GRADED BY: DATE: THIS IS A GRADED DRAWING OF HIGHEST GRADE APPROVED BELOW:  
 GRADE I FOR REFERENCE ONLY  
 GRADE II PRELIMINARY DESIGN  
 GRADE III FINAL DESIGN

SCALE: \_\_\_\_\_ DR. M. N. 7-3-51  
 D-50058-1

SERVOMECHANISMS LABORATORY OF THE MASSACHUSETTS INSTITUTE OF TECHNOLOGY  
 DIVISION OF INDUSTRIAL COOPERATION PROJECT NO. 6345  
 CIRCUIT SCHEMATIC, DISPLAY DECODER, WWI.

SECTIONS 2 THRU 10 ARE IDENTICAL WITH SECTION 1 EXCEPT FOR COMPONENT NUMBERS. R2 IS A 100Ω, W-W, IRC, ±1% RESISTOR IN SECTION 10 ONLY (R2-10).



E1 CONSISTS OF A 10 TERMINAL & 12 TERMINAL JONES STRIP (PINS 1 THRU 22 ARE EXTERNAL FLIP-FLOP INDICATOR CONNECTIONS.)

- DRAWING REFERENCES:**
1. AL. PANEL: E-50057.
  2. ASSEMBLY: E-50059.
  3. PL-50059.

- NOTES:**
1. UNLESS OTHERWISE SPECIFIED, THE FOLLOWING SHALL APPLY TO ALL COMPONENTS ON THIS DRAWING:
    - a. RESISTORS ARE JAN SPEC., 1W, ±10%.
    - b. CAPACITORS ARE JAN SPEC., MICA, ±5%.
    - c. VIDEO CONNECTORS ARE TYPE UG-290/U.
    - d. E2, E3 & E4 ARE 4 PIN JONES STRIP.
  2. SOLID CIRCLE ON CONNECTORS INDICATES CONNECTION IN VIDEO CIRCUIT.


PRINT NO. 3 DATE 1-29-52  
ISSUED TO Mr. Olsen

GRADED BY: DATE: THIS IS A GRADED DRAWING OF HIGHEST GRADE APPROVED BELOW.  
GRADE 1 FOR REFERENCE ONLY  
GRADE 11 PRELIMINARY DESIGN  
GRADE 12 FOR CONSTRUCTION

SERVOMECHANISMS LABORATORY OF THE MASSACHUSETTS INSTITUTE OF TECHNOLOGY  
DIVISION OF INDUSTRIAL COOPERATION PROJECT NO. 6345



CIRCUIT SCHEMATIC  
DISPLAY DECODER, WWI

D-50058



SERVOMECHANISMS LABORATORY OF THE <b>MASSACHUSETTS INSTITUTE OF TECHNOLOGY</b> DIVISION OF INDUSTRIAL COOPERATION PROJECT NO.			
Array Driver			
SCALE:	DR.		
ENG.	CK.	APP.	S-50795

USED ON ASSY: D-55119



1 2 SEE NOTE #2

LETTER	SIZE OF HOLE	NO. OF HOLES	REMARKS
A	1 1/16 DIA.	12	
B	5/8 DIA.	4	DIMPLE AS SHOWN.
C	7/16 DIA.	2	
D	7/16 DIA. (WITH FLAT)	4	USE STD DCL UG 625 IN PANEL PIERCING TOOL. SPOTFACE TO 3/8 DIA. ON THIS SIDE OF PANEL AS SHOWN. SEE NOTE #5.
E	13/32 DIA.	4	
F	3/8 DIA.	4	
G	3/16 DIA.	4	
H	#15(.180) DRILL	4	
K	CUT-OUT, 1 5/32 X 3	1	USE STD 12 PIN JONES PLUG PIERCING TOOL.
L	#24(.152) DRILL	34	SPOTFACE TO 3/16 DIA. "LL" HOLES ON THIS SIDE OF PANEL AS SHOWN. SEE NOTE #5. 20 REQD.


- NOTES:
1. REMOVE ALL BURRS & SHARP EDGES.
  2. TO ITEM #1, SWAGE ITEM #2 (CAPTIVE SCREW RECEPTACLE) AS SHOWN.
  3. FOR ALL HOLE LOCATIONS NOT DIMENSIONED OR OTHERWISE SPECIFIED, USE DRAWING AS TEMPLATE.
  4. PANEL SHALL BE FINISHED PER DCL SPEC. S7.507-1.
  5. AFTER PANEL IS FINISHED, SPOTFACE HOLES AS SPECIFIED IN HOLE DATA CHART.
  6. MARKING SHALL BE IN ACCORDANCE WITH DCL SPEC. S7.508, WHITE & CENTERED AS SHOWN.

*This drawing has not been checked*  
*v.g.s.*


GRADED BY: DATE: THIS IS A GRADED DRAWING OF HIGHEST GRADE APPROVED BELOW:  
 \_\_\_\_\_ GRADE I FOR REFERENCE ONLY  
 \_\_\_\_\_ GRADE II PRELIMINARY DESIGN  
 \_\_\_\_\_ GRADE III FINAL DESIGN

FOR CHECKING PURPOSES ONLY		DATE JUN 23 1953	
SCALE: 1:1	DR: TI 5-27-53	D-54098	
ENG.	CK.	APPD.	
MASSACHUSETTS INSTITUTE OF TECHNOLOGY DIGITAL COMPUTER LABORATORY DEPT. OF ELECTRICAL ENGINEERING - D. I. C. PROJECT NO. 6889 SUB-ASSY & DETAIL DECODER OUTPUT AMPLIFIER, WWI		2 RECEPTACLE (CAPTIVE SCR.) SYLVANIA R60K015 4 1 AL. SHEET, 1/16 THK 25-H14 - ITEM MATERIAL-DESCRIPTION PART NO. QTY.	





SECTION 1




SECTION 2

SECTION 2 IS IDENTICAL WITH SECTION 1 EXCEPT FOR THE COMPONENT NUMBER SUFFIXES (FOR EXAMPLE VI IN SECTION 2 IS VI-2)

- NOTES:
- UNLESS OTHERWISE SPECIFIED:
    - A. RESISTORS ARE IN OHMS: 2W ± 10%
    - B. CAPACITORS ARE IN MICROFARADS.
    - C. VIDEO CONNECTORS ARE JAN UG-625/U
  - R11-1, & R11-2, 100Ω POT. SHOULD BE VARIED SO THAT OUTPUT IS +2V WHEN THE INPUT IS GROUNDED.
  - R4-1, & R4-2, 10,000Ω POT. SHOULD BE VARIED SO THAT OUTPUT IS +22V WHEN THE INPUT IS AT ITS MOST NEGATIVE VOLTAGE.



- DRAWING REFERENCES:\*
- ASSEMBLY: D-55119
  - PARTS LIST: PL-55119



PRINT NO. 6  
 JUN 23 1953  
 ISSUED TO K. Olsen

GRADED BY: DATE: THIS IS A GRADED DRAWING OF HIGHEST GRADE APPROVED BELOW:  
 GRADE I FOR REFERENCE ONLY  
 GRADE II PRELIMINARY DESIGN  
 GRADE III FINAL DESIGN

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DIGITAL COMPUTER LABORATORY DEPT. OF ELECTRICAL ENGINEERING - D. I. C. PROJECT NO. 6889				
CIRCUIT SCHEMATIC DECODER OUTPUT AMPLIFIER, WWI				
CHG.	CNF.	DATE	APPD.	SCALE:
				DR. B. PETRELIS 5-23-53
ENG. 6-2-53	CK. 6/1/53	APPD. 6-2-53		C-36905
ARC				



NOTES:

- I. UNLESS OTHERWISE SPECIFIED:
  - A. RESISTORS ARE IN OHMS; JAN SPEC. COMPOSITION TYPE, 1/2 W, ±10%
  - B. CRYSTAL RECTIFIERS ARE SYLVANIA TYPE IN34A
  - C. ALL 0.01 MFD CAPACITORS ARE CERAMIC DISC, 600V
  - D. ALL OTHER CAPACITORS ARE MFD; JAN SPEC., MICA, ±10%



DRAWING REFERENCES:

- 1. ASSEMBLY: C-50831
- 2. BLOCK SCHEMATIC:
- 3. PARTS LIST: PL-50831

PRINT NO. 17 DATE 7-18-52  
ISSUED TO *Jim Olson*

GRADED BY: DATE: THIS IS A GRADED DRAWING OF HIGHEST GRADE APPROVED BELOW:  
 \_\_\_\_\_ GRADE I FOR REFERENCE ONLY  
*SJD* 3/4/52 \_\_\_\_\_ GRADE II PRELIMINARY DESIGN  
 \_\_\_\_\_ GRADE III FINAL DESIGN

CHG.		CW#	DATE	APPD.
MASSACHUSETTS INSTITUTE OF TECHNOLOGY DIGITAL COMPUTER LABORATORY DEPT. OF ELECTRICAL ENGINEERING - D. I. C. PROJECT NO. 6889				
CIRCUIT SCHEMATIC PLUG-IN GATE-BUFFER AMPLIFIER, MOD II, WWI				
SCALE:		DR. F.B. Feb. 6 '52		
ENG. <i>aw</i> 2/26/52	CK. <i>2-26-52</i>	APPD. <i>3-4-52</i>	C-50827	



- NOTES:
- UNLESS OTHERWISE SPECIFIED:
    - RESISTORS ARE IN OHMS; JAN SPEC. COMPOSITION TYPE,  $\frac{1}{2}$  W,  $\pm 10\%$
    - RESISTORS R2 THRU R5, AND R18 THRU R21 ARE CONTINENTAL CARBON "NOBLELOY" NF  $\frac{1}{2}$  OR THE EQUIV.
    - CRYSTAL RECTIFIERS ARE PENNSYLVANIA TYPE IN34 A
    - ALL 0.01 MFD CAPACITORS ARE CERAMIC DISC, 600V
    - ALL OTHER CAPACITORS ARE MFD; JAN SPEC., MICA,  $\pm 10\%$
  - FOR FURTHER SPECIFICATION OF SPECIAL DELAY LINE (DE1) SEE ASSEMBLY DRAWING D-51068


- DRAWING REFERENCES:
- ASSEMBLY: C-50838
  - BLOCK SCHEMATIC:
  - BLOCK DIAGRAM:
  - PARTS LIST: PL-50838

PRINT NO. 42  
 SEP 22 1952  
 ISSUED TO K. Olson

GRADED BY: DATE: THIS IS A GRADED DRAWING OF HIGHEST GRADE APPROVED BELOW:  
 GRADE I FOR REFERENCE ONLY  
 GRADE II PRELIMINARY DESIGN  
 GRADE III FINAL DESIGN  
SJA 4/22/52

MASSACHUSETTS INSTITUTE OF TECHNOLOGY DIGITAL COMPUTER LABORATORY DEPT. OF ELECTRICAL ENGINEERING - D. I. C. PROJECT NO. 6889									
CIRCUIT SCHEMATIC PLUG-IN D-C FLIP-FLOP, MOD. II, WWI									
NO.	CHG.	APPD.	DATE	NO.	CHG.	APPD.	DATE	NO.	CHG.
1				372	5/1/52				
2				382	6/27/52				
3				344	4/19/52				
4									
5									
6									
7									
8									
9									
10									

SCALE: DR. F.B. Apr 8 '52  
 ENG. a.w. 4/15/52 CK. RBB-4/9/52 APPD. 4/22/52  
**C-50825**



DRAWING REFERENCES:  
 1. ASSEMBLY: D-36488  
 2. AL. PANEL DETAIL: D-36489  
 3. BLOCK SCHEMATIC: SD-36186


PRINT NO. 9 DATE 8-13-51  
 ISSUED TO K. Olsen

FOR FURTHER SPEC. OF COMPONENTS SEE PL-36488

NOTES: UNLESS OTHERWISE SPECIFIED, THE FOLLOWING SHALL APPLY TO ALL COMPONENTS IN THIS SCHEMATIC  
 1. ALL CRYSTAL RECTIFIERS ARE TYPE IN38A.  
 2. ALL RESISTORS ARE JAN. SPEC. COMPOSITION TYPE, 1/2 W. ±10%  
 3. ALL VIDEO CONNECTORS ARE TYPE BNC-290/U.

GRADED BY: DATE: THIS IS A GRADED DRAWING OF HIGHEST GRADE APPROVED BELOW:  
 GRADE I FOR REFERENCE ONLY  
 GRADE II PRELIMINARY DESIGN  
 GRADE III FINAL DESIGN  
 12-12-50

SERVOMECHANISMS LABORATORY OF THE MASSACHUSETTS INSTITUTE OF TECHNOLOGY DIVISION OF INDUSTRIAL COOPERATION PROJECT NO. 6345		
CIRCUIT SCHEMATIC, 420, IN-OUT SWITCH, FLEXOWRITER MATRIX, WWI		
SCALE: _____	DR. D.L.S. 12-11-50	C-36359-1
ENG. 12-12-50	CK. 12-12-50 APP. V. Davis	



DRAWING REFERENCES:  
 1. BLOCK SCHEMATIC: B-36330.  
 2. ASSEMBLY: D-36378.  
 3. ALUMINUM PANEL: D-36382.

NOTES:  
 1. UNLESS OTHERWISE SPECIFIED, THE FOLLOWING SHALL APPLY TO ALL COMPONENTS IN THIS SCHEMATIC:  
 1. STAGES 2, 3, AND 4 ARE IDENTICAL WITH STAGE 1 EXCEPT FOR DASH NUMBERS OF COMPONENTS. FOR INSTANCE, ONE OF THE CHOKES IN STAGE 4 IS LI-4.  
 2. RESISTORS ARE JAN SPEC., COMPOSITION TYPE, 1W, ±5%.  
 3. CAPACITORS ARE JAN SPEC., MICA ±5%.  
 4. VIDEO CONNECTORS ARE UG-290/U.  
 5. CRYSTAL RECTIFIERS ARE TYPE D-357.  
 2. FOR SPECIFICATION OF COMPONENTS SEE PL-36378

PRINT NO. 12 DATE 5-1-51  
 ISSUED TO N. Olsen

GRADED BY: DATE: THIS IS A GRADED DRAWING OF HIGHEST GRADE APPROVED BELOW:  
 GRADE I FOR REFERENCE ONLY  
 GRADE II PRELIMINARY DESIGN  
 GRADE III FINAL DESIGN

SERVO MECHANISMS LABORATORY OF THE  
 MASSACHUSETTS INSTITUTE OF TECHNOLOGY  
 OF INDUSTRIAL COOPERATION PROJECT NO. 6345  
 CIRCUIT SCHEMATIC 420  
 INPUT-OUTPUT SWITCH, SWITCH PANEL WW1

DR. A.M.G. 11-24-50  
 11-29-50 APP.  
 11-29-50 APP.