· · · · · · · · · TOLERANCES NOT OTHERWISE SPECIFIED C-67874 DECIMAL 2.005 FRACTIONAL 2 1/64 ANGULAR ± 1/2º . and and a LP" + AC" LP' + AC'  $LP_2^{o} \rightarrow AC^{\circ}$   $LP_2^{i} \rightarrow AC^{i}$ \* 1 F. 4 °LPz 0 LP, \* PN + 0 - LPIEZ ACON opC'\_ -MAR MARIS tp1 SET LP2 SET LP2 7 LOGIC BOTTLES , 5 OUTPUTS 29 SBT'S 2 GE'S \* PRINT ISSUED OCT 1 6 1956 14 \* . . • • GRADE I FOR REFERENCE ONLY GRADE II PRELIMINARY DESIGN GRADED BY: DATE: PART NO. QTY. ITEM MATERIAL - DESCRIPTION LINCOLN LABORATORY DIV. 6 MASSACHUSETTS INSTITUTE OF TECHNOLOGY LEXINGTON 73, MASS. LIGHT PEN CONTROL, TX-O BLOCK SCHEM. DR. C NORMAN 5/10/56 APPD. 10-10-56 C.G. Morman SCALE: . C-67874 .

















SA 65105

CIRCUIT SCHEMATIC. REGISTER DRIVER.



INPUT FROM E.F. GATE ONLY.

PRINT ISSUED JAN 24 1955

12-20-55 200 SA 65105



CIRCUIT SCHEMATIC.

EMITTER-FOLLOWER.

TYPE A.



TYPE B. GATE.



12-20-55 DP

.

SA-65106



CIRCUIT SCHEMATIC.

INVERTER.

TYPE A.

1714





12-20.55 20

-6510;

SA

SA-65108

CIRCUIT SCHEMATIC

## INVERTING CASCODE.



SA-65108

.SA-65109

CIRCUIT SCHEMATIC.

CABLE DRIVER.



N.B. TERMINATE CABLE IN 160 D. POSITIVE BIAS RES. AT LEVEL AMPLIFIER : 68K

PRINT ISSUED JAN 24 1956

12-30-55 DP SA-65109

SA-65110



J. F.AUIMEN 1-20-56 20







GRAD

N. K. T.

4

PRINT ISSUED MAR 20 1357

K. Olsen

		La la tatan	
	GRADE I FOR REFERENCE ONLY	2	DETAIL, ETCHED IND. LT. PANEL LL
Com 3/1	GRADE II PRELIMINARY DESIGN	L	DETAIL, ETCHED IND. LT. PANEL LL
D BY: DA	te:	ITEM	MATERIAL + DESCRIPTION PART NO. QTY.
	APPD.	M	LINCOLN LABORATORY DIV. 6 ASSACHUSETTS INSTITUTE OF TECHNOLOGY
			LEXINGTON 73, MASS.
	DAT	SUB	-ASSY., & WIRING DIAGRAM, COMPOSITE &
	CNF	SCALE	TEI DR. V. PARZIALE 12/20/56 D-71021
-13	-11 -10 -10 -10 -10 -11 -12 -12 -12 -12 -12 -12 -12 -12 -12	ENG. 3	-19.57 CK.G.F.Kebler APPD. 3-19-57 D-14021





1. TRANSISTORS ARE : QI THRU Q7 & Q 11, 13, 15, 17, 19, 21, 23 : GE 2N123 (F) 98, 9, 10, \$ Q 12, 14, 16, 18, 20, 22, 24 = WESTERN ELECT. 0 GA - 52830.

- 2. ALL RESISTORS (UNLESS OTHERWISE SPECIFIED) ARE KWATT,
- 3. ALL CAPACITORS ARE IN MED.
- 4. FOR BLOCK SCHEMATIC REFER TO: SC-65959

CIRCUIT SCHEMATIC, TOGGLE SWITCH STORAGE, TX-0.

JOHN ACKLEY

INCLUDES TRANSISTORSS QII THRU Q24 1 € 11,

7 OTHER -0 INPUTS, 001 TO 111

Sc 65932

4-25-56.00





And manusched

27 -SIR IR, STORE IR CONTROL MOUNTING PANEL 11 -> IR.º · IR. (ADD) 10  $\rightarrow$  IR'  $\cdot$  IR' (tn) -OF TO CONTROL -s op. c' 0 9 - Atop. C 2 PRINTIPSUED MAY 28 1957 •, K-Olsen GRADE I FOR REFERENCE ONLY GRADE II PRELIMINARY DESIGN CDADE TIL MATERIAL - DESCRIPTION PART NO. OTY. LINCOLN LABORATORY DIV. 6 S. MASSACHUSETTS INSTITUTE OF TECHNOLOGY 20. LEXINGTON 73. MASS. IR CONTROL, TX-O BLOCK SCHEMATIC DR. CA NORMAN SCALE: C-67873 APPD. 10-10-56 C.a. Morman ENG. 10 -10 -56 CK. 10 0 1 0 0 1 0 0 0 C.q. Norman

.



4M-7-54-Boston Blue Print

READ 1 LINE		di se a		
	UNIT*1			
PRINT / PUNCH	S* TINU			
		•		
READ 3 LINES				
				•
			and a substant and a	
START DISPLAY				

.

\*

SET FLEXO FF

PRINT ISSUED OCT 16 1956

GRADE I FOR REFERENCE ONLY GRADE II PRELIMINARY DESIGN GRADE BY: DATE:										REN	CE DE	ONI	_Y N	ITEM			MATERIAL -	DESCRIPTION		PART-NO.	QTY.					
									-							T.		E APPD.	MA	SSAC	L HUS	INCOLN ETTS I LEXIN	LABORATORY NSTITUTE GTON 73. MA	DIV. 6. OF TEC SS.	HNOLO	GY
																		DAT.	IO (	CONT	R P/	ANEL,	TX-O BLC	ICK SCH	HEMATI	C
																		CN#	SCALE:			DR. CAN	IORMAN 3/1/56	-	1000	41
91-1	-17	-16	-15	-14	-13	-12	-11	-10	6-	-8	5-	9	5-	-4	m	2-1	-	CHG.	ENG. 10 COMO	0-10-56 Isman	CK.		APPD. 10-10-56 CG Norman	6-	678.	10



#### RESTRICTED

#### PROPOSAL FOR BLOCK SYMBOLS AND DIAGRAMS

These Diagrams will be called "Block Diagrams".

- 1.0 A decimal classification system will be used similar to those used on the 701 and WWI computers.
  - 1.1 Each page will cover one logical division.
  - 1.2 It is  $\epsilon$  tremely important to avoid having any pluggable unit partly on one page and partly on another. Where a pluggable unit must be split between several pages, notes must be added to show, on each such page, the pages where the rest of the pluggable unit is found. All blocks in a given pluggable unit will be shown on one page and enclosed by a line composed of alternate long and short dashes. The type and location of the pluggable unit will be shown only once within this broken line. Pluggable unit pin conections will be shown wherever a signal line cross es a broken line. Each line coming in or going out of a page will be identified by a functional name and a page on which the source or destination of the line may be found. Only one page number will be shown on incoming lines but each destination page will be shown on outgoing lines. Where the number of destinations is great they may be shown in a table.
  - 1.3 Each major division of the transition system equipment will be assigned a two digit number for numbering the circuit pages.

The following numbers have been assigned.

- 01. Memory
- 02. Arithmetic Element
- 03. Program Control
- 04. Arithmetic Control
- 05. In-Out Control
- 06. Maintainence Control
- 07. Central Power Supply
- 10. Input Buffer System
- 11. Output Buffer System
- 12. Display Generation
- 13. Display Buffer System and Auxiliary Memory
- 14. Scope Consoles
- 15. S.D.V. Input
- 16. Magnetic Tape Unit

Numbers have not been assigned to Input-Output equipment for operations room and computer room and to remote transmitter.

A further breakdown of these numbers will be made by the person in charge of each group.

For example, page number 02. will show a breakdown of the Arithmetic Element

Page 02.01 may show one register of the Arithmetic Element. Page 02.01.01 may show a part of this register.

- 2.0 Diagrams using block symbols will evolve through three phases by successive changes. Depending upon the particular circumstances, these phases may be combined.
  - 2.1 In the first phase diagrams will be drawn showing only the elements which are necessary for a logical understanding of the circuit. Items , ush as cathode followers and buffer amplifiers are ordinarily omitted from this phase. These diagrams will correspond to the block diagrams on WWI. At IBM they are normally known as logical block diagrams.
  - 2.2 The second phase diagrams will be created by redrawing the first phase and inserting blocks which were previously omitted. At this point the first phase diagrams will be rendered obsolete and will not be maintained thereafter. Variations of circuit will be decided upon such as load resistors of cathode followers.
  - 2.3 The third phase will consist of dividing up the diagram into pluggable units and adding pin numbers.

Phases 2 and 3 correspond to IBM System Diagrams, or WWI block schematics

- 3.0 There has been some discussion as to whether or not it will be necessary to have circuit diagrams of the individual pluggable units in either block or schematic form. The two alternatives are presented here and comments or opinions are requested.
  - 3.1 Since, as mentioned in paragraph 1.2, all blocks in a given pluggable unit will be shown on one page, this page could be used for finding troubles within a unit. This would require the third phase diagrams to show the location of each block within the pluggable unit and the particular variation of circuit. For instance, instead of indicating that a certain block is a cathode follower, it would be necessary to show the type of cathode follower and location of the tube within the pluggable unit. This proposal would make separate comprass of the pluggable units unnecessary.
  - 3.2 If separate block or schematic diagrams of the pluggable units are provided, the systems diagrams will be much simpler because it will be possible to leave off the location of a circuit within a pluggable unit and other notations which indicate variations within circuits. There is an added fact that the Air Force may require schematic diagrams of pluggable units. In this case, the two types of diagrams might be called 'System Diagrams" and "Pluggable Unit Diagrams".

4.0 Signal Lines



Single Channel Line (D C Level Signal) Single Channel Line (Information Pulse Signal Single Channel Line (Command Pulse Signal) Multiple Channel Lines (Pulse Signal) Same as above, but pulsed at different times. Multiple Channel Line (D C Level)

Signal lines shall be seperated by at least 1/4 inch.

4.2 All AND and OR switches will be shown as blocks. In case of a complicated matrix which is too involved to be easily resolved into combinations of AND and OR circuits, diodes will be drawn in to show the connections between lines of information.



Any logical OR function will be shown as a block regardless of whether it is a diode switch or simply a connection of the out-puts of two circuits



#### 5.0 Block Symbols and Dimensions

In this proposal it is assumed that diagrams of pluggable units are not to be drawn. If it is decided to provide these diagrams, the same symbology will be used except that the location of the circuit within the unit (and perhaps the subscript indicating the type of circuit) will be omitted.

5:1 Gate Tube



The block shall be 1/2" by 1/2". The letters GT shall be 3/16" high. The lower case subscript C indicating a certain type of gate tube will be 1/8" high. The number 4, indicating that this circuit uses tube #4 in the pluggable unit, is 1/8" high.

In case one input line feeds into several gate tubes, the input line shall be drawn coincident with one side of the block as shown below. The output line shall have one side to itself and it shall be centered on that side.



Lines showing input or output of a gate tube may be shown on top, bottom or either side.

5.2 Flip-flop - The dimensions of the flip-flop will be as shown.



CF5

5.4 AND Switches



The output indicated by a zero is the output of the side which is rendered non-conducting by a "clear" pulse.

The letters FF are 3/16" high. The numbers indicating which tubes are used are 1/8" high, as well as the 1 and 0 and lower case subscript.

Letters CF will be 3/16" high. Lower case letter indicating type of cathode follower will be 1/8" high. Tube location numbers will be 1/8" high. Number of cathode followers in parallel will be indicated by number of locations. (e.g. 2,3A indicates three half tubes or three cathode followers in parallel.)

"&" shall be 3/16"high. Lower case letter indicating type of AND circuit shall be 1/8" high. Length of block depends on number of inputs. Inputs shall be 1/4" apart and 1/8" from either edge. Minimum block dimensions shall be 1/2" x 1/2". Letter and number in lower part of block are 1/8" high and indicate location of junction of diodes and load resistor in pluggable unit.

Block may also be shown vertically.



Inputs may enter on from one to three sides of a block. Output must have a side to itself.

: soffer

5.5 OR switches - Same dimensions and rules as listed for AND switches.



5.6 Buffer Amplifier



5.7 Delay



5.8 Inverter



OR 65

Input may be on any side of block. Output must have a side to itself.

- and then

-57542

#### PROPOSAL FOR MEMORY SELECTION SYSTEM

Consider the problem of performing the selection for a magnetic core memory completely external to the memory itself.

- 1. Such a memory would require at least as much switch capacity as storage.
- 2. There would be no coincident-current limitations on the excitation a selected core could receive.
  - a) Restrictions on the hysteresis loop of the core material are reduced. i.e., the loop below would be useable.



- b) The cycle time and read-out voltage are no longer limited to those of coincident-current operation.
- 3. Since a switch core cannot store information, (outside the limits of a single Read-Write cycle) we must always get a symmetrical sequence so that at the end of the cycle the core is restored to its original state. The cycle is then either:



- 4. Let us now consider a memory with external selection. The two possible sequences a core may be subjected to are:
  - 1) Read-Write

SH-57848

2) Read-Write

A

84849

5. If we define plus excitation as being in the read direction, and minus as in the write, then sequency 1) requires a first pulse plus and a last pulse minus; sequence 2) requires a first pulse minus and a last pulse plus.

Based on the above, the following scheme then appears reasonable.

------

SA-57848

6. Consider a single digit plane consisting of switch planes and a memory plane. The secondaries of the switch cores each drive the memory core as below.



(polarity is with respect to memory core)

Then for sequence 1) (R-W<sub>1</sub>) we excite S<sub>1</sub> and leave S<sub>2</sub> inactive yielding net excitation



for sequence 2)  $(R-W_0)$  we excite S<sub>1</sub> and follow it with S<sub>2</sub> yielding net of



if we overlap for minimum time.

SA

6

2.436.

8. Each of the switches could be of the same form as the present WW memory planes, (without a sense winding) the digit winding being used for putting on a d-c bias as shown below.



9. In order to R-Wo we excite first S1 and then S2 .

To R-W<sub>1</sub> we prevent the switching of the digit by biasing the switch core<sub>2</sub> further off into saturation with a dynamic bias, thus preventing the second half of the cycle.

- 10. To save drivers it might be possible to put switches 1 and 2 in series and bias one off when the other is on but probably this is impractical. The coupling link between switch core and memory core should probably have enough resistance so that we can properly switch cores.
- 11. Another possibility is to have two register switches. One supplying



#### immediately after.

We can then have 2 planes (one containing switch cores and one memory cores) for each digit, connected by a coupling loop.

× . 5

SA-57848



One register switch drives the memory plane which has only a sense winding. The other register switch drives the switch plane which has only an inhibit winding. Each memory core is then coupled to its corresponding core in the switch plane by a coupling loop.

In order to  $R-W_0$  we turn on the register switches in succession and to  $R-W_1$  on a particular core we merely inhibit on the appropriate digit switch plane and prevent the second register switch from affecting the state of the memory core.

This effectively gives us the same excitation cycles on the memory core as shown in 7.

Jack Raffel Signed

Read and Understood

SH-57845

" sheet 10+2 May 27, 1954

To: W.L. Jackman

### From J. E. Mac Donald

Subject: Progress of Frame Testing - Instruction Control Element

- 1. The TPD has been installed and is running. This includes delivery of pulses to command generators. Only the parts of the TPD Control essential to this action have been checked out. The Operation Register, Class-cycle matrix, and Variation matrix and Instruction matrix are partially installed. This operation has been hampered by a lack of 6010, 6017, and 6013 Plu gable units. Some rise and fail times from set of the Op Reg to Command Generator suppressor grids have been measured. A couple of these seem unsatisfactory but Should be rechecked perfore starting to worky. With the present instruction list, only a few of these
- 2. A peculiar occurrence in the 6020 PU was noted. This PU consists of 2[AFE driving accF and 3ccF]. The catching diodes (to =30) on outputs of CCF's and the decoupling and parasitic resistors of CCF's were blown. to and =30 circuit breakers were found out after this happened. The same thing happened while Design Testingthis unit. No explanation is offerred as yet.
- 3. A possible explanation of 2, and a general problem in its own right is the fact that Power module and Power system have no provision for sensing for tack of voltage.
- 4. The 6020 unit containing the TPD Gtrl FF has been observed to flip with no apparent trigger pulse. This will be subjected to further observation and reported on again.
- 5. It was decided to tog and store faulty components for possible future use by Components Group. A brief history will be noted where possible.
- 6. In several instances The 1782A tube has to be wiggled in its socket to make contact. This appears to be a tube fault rather than a socket or socket mounting fault, we need desperately some replacement 1782A is tor this and possibly other reasons.
- 7. In several instances, the taper pin which is inserted in the filament bus did not make contact with its wine. This is corrected by drupping solder into the joint between wire and pin, but could be caught by a continuity check of these wires before assembly.
- 8. PU6024, X27, LOG CJ (TPD) has peculiar tall waveshape inthat it topers and does not fall sharpiy. This will be inspected on the Design Tester. It has been used as is because we have no spares.
- 9. Some TPD ring failures seem to be associated with moving the scope probe from one output point to another. This will be checked more thoroughly.
- 10. When the TPD and the Imc command line are both running, the negative undershoot of every 16th output of the Imc line is cut down significantly. This pulse is snyched with IP-6. This of itself causes no trouble, but should be explained it possible.
- 11. In some Pluggable Units, the can can be notated 360°. This should be checked by PU inspector.
- 12, It has been decided to tie all unused diades to tiol & circuits) on 30 lor circuits).
- 13. We understand the problem of unused pulse or diodes is being investigated by basic circuits.
- 14. A 5998 tube was found to have large mica or glass particles ratting loose in its envelope. Has been replaced.
- 15. Several pluggable units have been found with filament wire shorted to frame of pu. This accurs when card holding bracket screws are inserted and pierce filament wire insulation. Production Testers agreed verbally to check this with ohmmeter test but it could be eliminated by special care in assembly.
- 16. A diode in a Putype 6013 (prototype) was found to be shorted (the diode itself).
- 17. The BPA which drives the 2mc command line (to a ARD) was driven for at time at 2mc with no tube load and as per basic circuit specs, no terminating resistor. The pulse transformer (output of BPA) experienced severe overheating and deterioration of waveform. It is therefore reccommended to all groups that JPA not be driven at 2mc without terminating. At lower frequencies the heating will obviously not be as severe but just what is a safe frequency under these conditions has not been determined. When the tube load (BRD) was inserted, the wave shape improved, but high amplitudes were observed. 38v into BPA gave 800 out (into BRD) Terminating BPA in 100-2 dropped output amplitude of BPA to 500, Output of BRD under these conditions was:

1st output (Tunits of load) First load 3qu Last load 30v.

2nd output (qunits of load) " " 35v " " 30v. Termination of BPA this way (when driving RD's) has tentative approval of Ray Nienburg.

18. In a few cases the Resistor Board mounting clampshave to pried out of the way in order to insert PU's. This could be avoided by more careful assembly of boards on panel.

19. In one instance, PU male plug did not make contact on all pins. It was necessary to scrape these pins to get contact.

20. Work schedule for next two weeks is

1st shift shur, muller ; Heineck, Girgenti

2nd shift Hickey, Potocko

21. Indoctrination talks on frame for group leaders and others begin June 1.

22. Block schematics should go to to toppia Junel for release.

23. We are still short 16 units. This will be critical soon.

JE macDonald

1 4 81

COPIES: H.D. Ross K.Olsan J.I.Raffel 8/13/56

> PROPOSAL FOR A MAGNETIC MEMORY USING THIN FILMS

KENOLSEN

Tests on thin magnetic films indicate that any memory system utilizing them to full advantage will have to overcome the following difficulties:

- 1. High selection currents at extremely short rise-times.
- 2. Large magnetically coupled noise pulses.

In designing a memory system, the following characteristics should be kept in mind:

- 1. The "read" requires no discrimination among digits, whereas the "write" does.
- 2. Noise output is only of importance during the "read" time.

Utilizing the fast switching characteristics of thin permalloy films when subjected to transverse fields, it may be possible to design a system which tends to minimize the noise problem. At the same time reducing the requirements for large quantities of high-current, high-speed selection circuitry.

Consider a three-dimensional array of small deposited film spots, all of which are subjected to a DC field of magnitude  $H_0$  along the easy  $q_X$  is direction of magnetization which will be arbitrarily designated as the "read" or "zero" direction. Each digit plane of this array is supplied with a current pulser capable of applying a field of  $2H_0$  in the opposite or "write" direction, thus yielding a net excitation of magnitude  $H_0$  in this direction. Two other sets of fields are applied to the array. As in the conventional magneticcore-memory of the Whirlwind type, pulsed excitations are applied to a single row, and a column of all planes in the array. The fields of these coordinate excitations X and Y are applied in the transverse magnetic direction and are of amplitudes  $H_X$  and  $H_Y$  respectively. The limitations on amplitudes of applied fields are that  $H_0 + H_X$  and  $H_0 + H_Y$  must be insufficient to reverse the magnetization of the film, whereas  $H_0 + H_X + H_Y$  must be sufficient to switch the film. Operation of such a memory is as follows:

Initially all films are subjected to a DC excitation in the "read" direction which is insufficient to cause all the cores to switch to the "zero" state.



Film Memory Proposal - Continued 8/13/56

Simultaneous application to a row of a field H in the transverse direction and a column of  $H_y$  also in a transverse direction provide an excitation of  $H_0 + H_x$  • Hyto the single spot at the intersection of the selected coordinate. This spot is switched to the zero state if it held a ONE, and its state is unchanged if it previously held a ZERO. During the "write" cycle, those digits in which a ONE is to be written are pulsed with a field of value -2H<sub>0</sub> thus subjecting a selected spot to an excitation of -H<sub>0</sub> +  $H_x$  +  $H_y$  which switches it to the ONE state. In those digits in which ZERO will be written, the selected spot receives an excitation of  $H_x$  +  $H_y$  and remains therefore in the ZERO state.

The detection of signals from such a Memory is accomplished by linking the spots with tightly coupled loops whose areas are perpendicular to the flux in the easy directions of magnetization.

The features of the system described above are:

1. The circuitry for bit selection  $(X + \frac{1}{2})$  supply only a fraction of the total switching field.

2. Only one set of coordinate drivers is used for both "read" and "write" (because these fields are applied in the transverse direction)

3. While there is considerable noise during the write" cycle (all the cores are excited) during the "read" only the transverse transients are active, and since these fields are parallel to the direction of the pick-up loop, the coupling due to air at least is not present. (This does not take care of the flux change in material due to rotation.)

4. Since there is no need to turn on X and Y drivers between "read" and "write", the transient times normally associated with turn-off of "read" and turn-on of "write" are eliminated.

5. There is no need for pulse transformers since excitations on any one line are unidirectional.

Jack Raffel 8/13/56

jir:rs

Instruction Control Element

Sheet 1 of

homenelstere

A. Signal Levels 1. Hip-flops are named for the positive action they condition and the positive condition is obtained from the I side of the flip-flop. e.g. "Pause" flip-flop is on 1 (1 side is at + 10) for Pause condition; flips - flop is on O (Oside is at +10) for he Pause condition. For this reason, a few flip-flops are set to I when the clear control FF's is executed. - These are: 1st wd str tnfr 30.4.5.2 Znd wd str tnfr 30.4.5.2 Time Level 0 - 0.4.7.2 Divide Time Level 0 - 0.4.14.1 a few flip - flopes have "positive action on both sides and here the O side is arbitrarily chosen as the side which should be up when " clear control FF's " is executed. Ihave are : Program Jime - Operation Jime ! A-B 2. Conditions or signal levels for the command generators are obtained from several sources : a.) Directly from control FF's e.g. PT, B, etc. b.) Directly from CLASS lines e.g. MISC, MULT c.) & combinations of control and CLASS lines e.g. STORE OT A (read STORE & OT & A) d.) "&" combinations of control and CLASS and VARIATION lines e.g. tad PT (read tad 2 PT) Note: tad infers and "&" combination of ADD class and the particular VAR cade which makes up the twin and add maturetion. Note 2: a VAR output is never used directly to condition a command. -e.) CLASS codes are as follows : misc - miscellaneous. ADD - Add mult - multiply . STORE - Store SHIFT - Shift BRANCH - Branch IO - Input - Output RESET - Reset

Instruction Control Element Sheet 2 of

f.) Instruction codes are written in lower case letters using codes of H-106 e.g. hit - program stop add - add aor - right add one

g.) Fequently, a condition to a command generator is obtained from an "OR" combination of conditions.

e.g. ADD PT, aor PT ( noad ADD class & program time or right add one & program time)

Note: This nomenclature infers circuitry as follows:



Note 2: (ADD, aor) PT infers circuitry as follows :



Both types are found in the ICE but the first is usually preferred.

h.) Control condition nomenclature (not all inclusive)

SC = 0 - step counter not equal to 0.

5c > 6 - Step counter greater than 6.

Ix, & bpx - Branch and index instruction & Index Reg # 1 selected BRANCH & BR FFON - Branch class & Branch Flip Flop ON. (on 1).

B. Pulses

1. Contrats are provided in JPN contral (0.9, 7, 2) to distinguish a Break cycle from a noBreak cycle. Juro sets of time pulse autpute are provided.

a) TP - Time Pulses . these are provided whenever the ring is running and are in fact used to step the ring. In other words they are available on a Break cycle or a notical cycle. They are sort also to the selection & IO Contract Element undere they are further conditioned to become Break In (OI) pulses on Break Out (Bo) pulses if

Sheat 3 of

Instruction Control Clament

a Break cycle is called for by to equipment. b) IP - Instruction Pulses - These are actually no Break pulses. They are occasionally used directly to execute commands but more often are conditioned in the command generators. Examples : 1 IP7 - a pulse occurring every 7 time as long as a Risak is not in process. (2) TPO - a pulse occurring every o time (3) PT 6 - a pulse obtained from a command generator by applying IPb to the control gred and PT to the suppressor gred of a gate tille in the command generator. ( arr or 2 - a pulse obtained from a command generator by applying aor or to the suppresson gred and IP 2 to the control gred Note: It should be noted that since a gate tide is a special form of and circuit, the above notation is consistent with that used for signal level & sercents. C. Commands a command is in general a pulse autput of the command generator These commands have been numbered and described in other lists but the numbers have lost significance and way now be considered

arbitrary. The nos appear on timing diagrams and can be understand by reference to Command Descriptions of necessary.

7///

A AVIAL

EVITIN

1



+



DEFINICE NO. 167H 10500

X	DATE	CHANGE NO.	DATE	CHANGE NO.	DATE	CHANGE NO.	DRAW L	IBL 6-9-53	INTERNATIONAL BUSINESS MACHINES CORP.
SPEC NO		The second states		Same Same	and the second sec		CHECK		MACH
						all and the state	APPRO.	Carlo and	MODEL
				Contraction of the second			REDRAW	and the second second	NAME LEFT ARITHMETIC ELEMENT
			AN ANT				CHECK		ONE DIGIT COLUMN



						and the state of the state of the		14 423 (19 19 19 19 19 19 19 19 19 19 19 19 19 1
				CHANGE	No. SYN	I. REVISION	S DATE	APPRO.
							2	
			-					
			L					
	The second second second							
REIGH	T							
DRIVIN	DIM							
ganise many resources and	- transmission							
1 FF								
4	¥ . • •		Per	ET				
1		a and the first of the second second	V F -					
1		INDU	(Dura)			1 -		
	And distances of a	TNDIV	DUHL	C.O.	NSOLE			
A	and the second s				1			
GT	ST				1	1.		
- 72	Norte Tim	mt-	en		,			
Ð	E. 3 12. En			)				
	2. Kent							
- manufacture and	The and the and the second and the second and the			1			-	
and the second second second second second	all reconnection is soundly according to the same of	i la re Bar Calebrar Salad	-	1	T	o othe	12	
				(	r	13 POS		
11	Juste In w	net	. *	C		- · · · · · ·		
7 8	En 1 En	-		-				
LTA	the test	a comment of the state of the	-			- 11	)	-
1- 4			-			PTI		
		and the state of the state of the	- Alter	1		57		
	and			-		3	and the second	
45	to hot					2001	DRAWING No.	
- A.	E PYE				· .	anty		
- to	Communication of the second					N		REV.
1 pin	man 1 man		~			23		
J.	E JE			la iy ia dina inan'n inana ( ik	and the		L.	
to	12 toto	na na pinana na kata ana ana ana ana ana ana ana ana ana	map			9 /		
1-1-0	Contraction of the second seco		1 minutes			3		
minister	7					3		
					1	1		
						-15		
1. 1	· · · · · · · · · · · · · · · · · · ·	0	)			A State		
1 All	my 460 cathodes i	nel.						
1 off	ICE .							
61	ACT							
	318 diodes							
	TEA FK							
	500 LN							
				<b></b>	INI ESS	THERWISE NOTED	APPLY TO FINISHED PAR	
				BRI	EAK CORNEL	IS MIN. MAX.		
METAL	LIC TOP			OU	TSIDE			
METTE	THE WOUND	TYP	-	INS	IDE			
	ALIGNMENT WITHIN	NOTE I	TOLI	ERANCE UN	ILESS OTED		USINESS MACHINES C	ORP
	CONCENTRIC WITHIN TOT. IND. READING	NOTE II	DECIMAL	S		POLICE		Juli .
	FLAT WITHIN	NOTE III	FRACTIO	NS		FUUGH	indukti Olki, N. I.	
	PARALLEL WITHIN	NOTE IV	ANGLES		11	NAME CONSOLE	SELECTION U	NIT
	STRAICHT WITHIN	NOTEN	DRAW.	RDC	1/20/54			
MAT'L SPEC APPRO		NULEV	CHECK.			SCALE		
ATTE OF LO. AFTED.	SQUARE WITHIN IN INCHES	NOTE VI	APPRO.	and a good of	Contraction of the		DRAWING No.	





PARCE NO. 1874 . BLC

REDRAW CHECK

MODEL HAME LEFT ARITHMETIC ELEMENT ONE DIGIT COLUMN



# LITMUS

LINCOLN TRANSISTORIZED MULTIPLE SEQUENCE COMPUTER.

11

AUG, 20, 1956.





CHANGE No.	SYM.	REVISIONS	DATE	APPRO.
No. of State				

								BREA	AK CORNERS	S MIN.	MAX.		
								OUTS	SIDE				
								INSIC	DE				
C.	NO.	ALIGNMENT WITHIN			NOTE I	TOLE	RANCE	E UNL	ESS TED	INTER	ATIONAL	. BUSINESS M	ACHINES CORP.
		CONCENTRIC WITHIN	OT. IND. NOTE II DECIMALS			ALS			POUCHKEEPSIE N Y				
		1	-	neading		FRACTION	IS				10	OURACEI SIE, N.	
-		FLAT WITHIN			NOTE III	ANGLES				NAME	Car	1 Machir	PE
			A. Carlos	Male and the second		ANGLES					~~~~	× 111000 1111	· · · ·
		PARALLEL WITHIN			NOTE IV	DRAW.	EGV	N Z	2/25/54		Wril	le Operat	tion
		STRAIGHT WITHIN			NOTE V	CHECK.			•	SCALE			
	MAT'L. SPEC. APPRO.	SQUARE WITHIN	IN	INCHES	NOTE VI	APPRO.						DRAWIN	G No.
	2.	X. NO. MAT'L. SPEC. APPRO.	NO.   ALIGNMENT WITHIN     CONCENTRIC WITHIN     FLAT WITHIN     FLAT WITHIN     PARALLEL WITHIN     STRAIGHT WITHIN     MAT'L. SPEC. APPRO.     SQUARE WITHIN	NO. ALIGNMENT WITHIN   CONCENTRIC WITHIN   FLAT WITHIN   PARALLEL WITHIN   STRAIGHT WITHIN   MAT'L. SPEC. APPRO.   SQUARE WITHIN	NO. ALIGNMENT WITHIN   CONCENTRIC WITHIN TOT. IND READING   FLAT WITHIN TOT. IND READING   PARALLEL WITHIN STRAIGHT WITHIN   MAT'L. SPEC. APPRO. SQUARE WITHIN	NO. ALIGNMENT WITHIN NOTE I   CONCENTRIC WITHIN TOT. IND. NOTE II   CONCENTRIC WITHIN TOT. IND. NOTE II   FLAT WITHIN NOTE III   PARALLEL WITHIN NOTE IV   STRAIGHT WITHIN NOTE V   MAT'L. SPEC. APPRO. SQUARE WITHIN	NO. ALIGNMENT WITHIN NOTE I TOLE OTH   CONCENTRIC WITHIN TOT. IND. TOT. IND. READING NOTE II DECIMALS   FLAT WITHIN FLAT WITHIN NOTE III   PARALLEL WITHIN NOTE IV ANGLES   DRAW. STRAIGHT WITHIN NOTE V   MAT'L. SPEC. APPRO. SQUARE WITHIN IN INCHES NOTE VI	NO.   ALIGNMENT WITHIN   NOTE I   TOLERANCI OTHERWIS     CONCENTRIC WITHIN   TOT. IND. NOTE II   DECIMALS     FLAT WITHIN   FLAT WITHIN   NOTE III     PARALLEL WITHIN   NOTE IV   ANGLES     STRAIGHT WITHIN   NOTE V   DRAW.     MAT'L. SPEC. APPRO.   SQUARE WITHIN   IN CHES   NOTE VI	BREA   0UTS   0UTS   0UTS   1NSID   NO. ALIGNMENT WITHIN   NOTE I   CONCENTRIC WITHIN   TOT. IND.   CONCENTRIC WITHIN   TOT. IND.   CONCENTRIC WITHIN   TOT. IND.   PARALLEL WITHIN   NOTE IV   PARALLEL WITHIN   NOTE V   STRAIGHT WITHIN   NOTE V   CHECK.   APPRO.	BREAK CORNERS     OUTSIDE     NO.   ALIGNMENT WITHIN     NO.   ALIGNMENT WITHIN     CONCENTRIC WITHIN   TOT. IND. NOTE I     GOUTSIDE   OTHERWISE NOTED     DECIMALS   DECIMALS     FLAT WITHIN   NOTE II     FLAT WITHIN   NOTE III     PARALLEL WITHIN   NOTE IV     PARALLEL WITHIN   NOTE IV     STRAIGHT WITHIN   NOTE V     SQUARE WITHIN   IN INCHES	BREAK CORNERS MIN.   OUTSIDE OUTSIDE   INSIDE INSIDE     NO. ALIGNMENT WITHIN NOTE I   CONCENTRIC WITHIN TOT. IND. NOTE II   FLAT WITHIN TOT. IND. NOTE II   FLAT WITHIN NOTE III   PARALLEL WITHIN NOTE IV   STRAIGHT WITHIN NOTE V   SQUARE WITHIN IN CHES	BREAK CORNERS MIN. MAX.   OUTSIDE I I   INSIDE I INSIDE I   INSIDE INSIDE INSIDE INSIDE   INSIDE INSIDE INTERNATIONAL   INSIDE INTERNATIONAL INTERNATIONAL   INTERNATIONAL INTERNATIONAL INTERNATIONAL <t< td=""><td>BREAK CORNERS MIN. MAX.   OUTSIDE INSIDE   INSIDE INSIDE   INSIDE INSIDE   INSIDE INTERNATIONAL BUSINESS M   CONCENTRIC WITHIN TOT. IND. NOTE II   FLAT WITHIN TOT. IND. NOTE II   FLAT WITHIN NOTE III   PARALLEL WITHIN NOTE III   PARALLEL WITHIN NOTE IV   STRAIGHT WITHIN NOTE VI   MAT'L. SPEC. APPRO. SQUARE WITHIN IN</td></t<>	BREAK CORNERS MIN. MAX.   OUTSIDE INSIDE   INSIDE INSIDE   INSIDE INSIDE   INSIDE INTERNATIONAL BUSINESS M   CONCENTRIC WITHIN TOT. IND. NOTE II   FLAT WITHIN TOT. IND. NOTE II   FLAT WITHIN NOTE III   PARALLEL WITHIN NOTE III   PARALLEL WITHIN NOTE IV   STRAIGHT WITHIN NOTE VI   MAT'L. SPEC. APPRO. SQUARE WITHIN IN