Silicon Valley Wayfairers Association 1044 Forest Avenue Palo Alto, CA 94301







You're invited to a party to celebrate the memory of Fairchild Semiconductor and to give our thanks to the prolific progenitor of Silicon Valley.

Come visit with founders, friends and fellow-alums. There'll be food, drink, music and memorabilia of a time when we didn't have to ask if we were having fun.

- Date: Thursday, April 14, 1988
- Time: 6 to 11 P.M.
- Place: Hyatt Rickeys Ballroom 4219 El Camino Real Palo Alto, CA
- Admission: \$25.00 per person (advance) \$35.00 per person (at the door)

Lavish buffet and one drink included in admission price. (No host bar)

Space is necessarily limited so make reservations early. Make checks payable to: <u>Silicon Valley Wayfairers</u> <u>Association (or SVWFA)</u>. Do not send cash. Tickets will be mailed for orders received by April 4, 1988

(Excess of receipts over expenses will be donated to charity)

Company Name,		
Home Address:		
Phone:		
What years did you work	at Fairchild?	to

Please return this portion with your check, in envelope provided and send to: Silicon Valley Wayfairers Association 1044 Forest Avenue Palo Alto, CA 94301 SVWFA 1044 Forest Ave. Palo Alto, CA 94301

Stamp

Name:

Address:

Your tickets will be mailed to you in <u>this</u> envelope. Please fill in your name and mailing address and return this envelope with your order request, in the envelope provided. Silicon Valley Wayfairers Association 1044 Forest Avenue Palo Alto, CA 94301



Fairchild Instrumentation has manufactured and installed more semiconductor test systems than all other manufacturers combined. Almost every significant improvement made in such systems, from the early Beta testers of 1960 to the complex module testers of today, has come from Fairchild. This wealth of experience is reflected not only in technical excellence, but also in a serious concern with, and an ability to respond to, customers' needs.

Ceri Stadley 650-377-4764

3

USER ORIENTED SYSTEMS Fairchild Instrumentation was created to fill a growing need for reliable, accurate equipment to measure and test the performance of semiconductor devices. As the semiconductor industry expanded and its products became more complex, its needs for test equipment continued to multiply and grow in sophistication. Today there are more than 500 Fairchild Instrumentation test systems in operation, ranging from simple Beta testers to automatic high speed systems capable of testing 144-pin modules. These systems are located throughout the world, and are used by every major semiconductor manufacturer, and by high-volume semiconductor users.

- Every Fairchild system is fully protected by a one year free service warranty. Because of the large number of Fairchild test systems in operation, Fairchild Instrumentation maintains a separate, full-time service organization. Fairchild Service Engineers are not involved in sales activity. All of their time is devoted to keeping installed systems in top operating condition. Fairchild service is worldwide, and can be rendered, in most cases, within 24 hours. Every Fairchild Service Engineer is experienced, highly qualified, and has completed an intensive six-month training program at the Fairchild facility in Mountain View.
- To assist customers in the efficient and trouble-free operation of their systems, Fairchild maintains a Customer Training School at Mountain View, where users may send selected supervisors, engineers and technicians to learn operating and routine maintenance procedures. Courses range from two to three weeks and include programing, system diagnostics, maintenance, functional operation, and actual use of the equipment.
- The user oriented system from Fairchild is more than hardware. It is a functional solution to a user's requirement. Long before the system configuration is finalized we establish contact with the user organization at responsible engineering levels. By assisting the customer in choosing system options, and by making modifications where required, we make sure that the system will fit the need. After the system becomes operational we maintain contact through our service organization to make sure that it will keep functioning for as long as a need for it exists.

TESTING CAPABILITIES Fairchild Instrumentation makes three basic types of semiconductor test systems: those designed to test discrete transistors; those designed to test integrated circuits; and those designed to test large scale integration (LSI) circuits or monolithic complex arrays. These systems range in size and scope from simple, hand operated testers to large scale systems which automatically handle the devices, test them, classify them and record the test results. Because a system used for laboratory testing of prototype devices has different requirements than a system used for production line testing, Fairchild Instrumentation offers a wide range of options with each system. By selecting the options suited to his specific needs, each user gets a custom tailored system from scratch. Fairchild test system options fall into four basic categories: programing options; instrumentation and switching time options; environmental and device handling options; and data logging options. Most of these optional capabilities are available for every system type.

- Programing: All Fairchild Instrumentation test systems are programable and feature magnetic disc storage. The magnetic disc affords the capability to store many types of tests with many parametric variations, to execute them in any desired sequence, and to change tests or test sequences at will. Specific programing features particular to each system will be discussed on the following pages.
- Instrumentation and Switching Time: Most Fairchild systems offer a number of instrumentation options and switching time capabilities to suit special customer needs. Larger systems offer multiplexing capabilities, allowing several test stations to operate from a single central processor. Multiplexing capabilities are also available to permit functional and parametric testing of complex digital modules, at any station.
- Environmental and Device Handling Options: Where systems are used for production line applications, Fairchild makes available several options for automatic handling and classification of devices. These options range from a series of classification lights and counters, to systems capable of automatic device handling, testing, classification and sorting, with the devices deposited in appropriate bins at the end of the test sequence. An environmental chamber is available, which automatically brings the device to be tested to the required temperature, then performs the test.
- Self-Calibrating Single Socket: One of the most significant options available for Fairchild integrated circuit test systems is a self-calibrating single socket that permits DC linear and dynamic tests to be performed in a single test socket. A Fairchild "first," the self-calibrating single socket uses MOS active probes, and calibrates itself by making voltage checks against a reference voltage prior to each dynamic test—a procedure that effectively eliminates inaccuracies due to probe and sampling bridge drift, and gain nonlinearity.
- Data Logging Options: All popular readout and data logging devices can normally be accommodated on Fairchild systems. Options available include digital and scope readouts, hard copy typewriters, paper and magnetic tape equipment.
- Computer Compatibility: The programable capabilities inherent in Fairchild systems are sufficient for most applications, so that no further capability from a computer is normally required. However, where the application calls for computer tie-in, Fairchild systems may be interfaced with virtually any computer on the market today.
- Customized Systems: Because of the wide variety of applications for which Fairchild test systems are used, there may be occasions where the standard options available do not meet all the requirements. Fairchild systems are built with an expansion capability, which allows special modifications to be made on a system at a minimal cost. Fairchild Customer Engineers are available for consultation to evaluate special requirements.



DISCRETE COMPONENT TEST SYSTEMS

6



Fairchild discrete component test systems include the Series 300 Transistor-Diode Tester, the Series 500 Test System, and the Series 600 Test System.
The Series 300 is a GO/NO-GO tester for transistors and diodes. It operates on a dynamic load-line principle, and is programed by means of plug-in resistor cards. It is designed primarily for large volume testing and classification.

The Series 500 Test System performs DC, pulsed and 1kHz small signal tests on transistors, diodes, SCR's, and zener diodes. The basic system is switch programed and offers digital readout. Optional capabilities include GO/NO-GO decisions, single or dual limit testing, programing and data logging. The system is capable of both high power and high sensitivity measurements.

The Series 600 performs DC and pulsed tests on transistors, diodes, and reference diodes at speeds up to 100 tests per second, with digital readout and Go/NO-GO decisions. Programing is simple and can be performed by unskilled personnel. The Series 600 is programed by digiswitches or magnetic disc, and executes many test types in any sequence, or one test type with many bias conditions and limits. Up to 21 tests can be switch programed and several hundred by magnetic disc or computer. Classification into 20 categories is optionally available. Connectors are provided for interfacing to automatic handling and sorting as well as data logging equipment. Simplicity of operation is stressed in the basic system. Automatic ranging and placement of the decimal point in the digital readout is provided, and many safety features are incorporated to protect the operator, the system and the device under test,

The system can test leakage, breakdown voltage, latching voltage, DC forward current transfer ratio (displayed directly as the ratio IC/IB), saturation voltage and base turn-on voltage. Tests are performed on one power pulse per test programed. DC equivalent tests are made with long pulses (40 milliseconds) while high power tests such as latching voltage, DC gain and saturation tests are made with short (400 microsecond) pulses. A special safety feature automatically switches to the short pulse if high power tests are erroneously programed on a DC basis. Fail lights indicate which tests failed to meet the programed limit, while digital readout windows provide 3-digit indication of the result, the parameter measured and the unit of measure. The system provides ten picoampere resolution on leakage measurements (10 nanoamperes full scale), and collector current is programable from 1 microampere to 10 amperes.

System operation is simple and consists of inserting the device into one of two sockets. The operator then slides over a cover, exposing a second socket which he proceeds to load. Before he can load the second socket, tests are already complete on the first, so that the only limitation on production speed is the manual dexterity of the operator.

The accuracy, versatility and speed of the Series 600 system make it suitable for every kind of transistor and diode testing, in incoming inspection, quality control, reliability testing, device characterization and production line testing applications. For further information on the Series 600 return the enclosed self-addressed, prepaid postcard.



INTEGRATED CIRCUIT TEST SYSTEMS



Fairchild integrated circuit test systems include the Series 4000 and the Series 5000 systems. □ The Series 5000 test system incorporates functional and attractive design, high reliability and speed, and versatile and powerful programing into a system of extraordinary capabilities. Over 1,800 integrated circuits are used in the circuitry of this system to achieve increased system reliability

and reduced size. DTL logic is used to provide the highest operating speed and noise immunity consistent with economy and accuracy. The system tests all types of multilead solid-state modules, digital and linear integrated circuits. The basic system performs function, DC, DC linear tests, and offers AC, switching time and environmental tests as options. All tests can be performed automatically.

The key to the power of the Series 5000 system is a simple yet versatile programing capability. A magnetic disc is used to store more than 1,350 tests. A variable sentence length programing language is used to give greater flexibility and conserve disc storage space. The program sequence begins with certain set-up instructions, to program power supplies, for example. Once set up, these settings may remain constant and are held until they are reprogramed. Thus, after initial set-up, the program needs only a few words to incorporate program clauses such as pin connections and pulse lengths. In this way the programer's task is simplified, since he does not have to reprogram the entire system for each test. An important advantage of the variable length is that any number of options required for a test may be programed in a single sentence. Hexadecimal characters are used, and over 100 addressable options may be specified. The programing language includes both conditional and unconditional jumps, affording the capability normally associated only with a digital computer system. For example, the system may be programed to transfer to a subroutine when a test fails, and perform further tests to ascertain the causes of failure. Upon completion of the subroutine the system returns to perform the next test in the original sequence.

- Programing is accomplished through a simple keyboard, eliminating cards and wire board techniques. Optionally the magnetic disc may be programed through a high speed paper tape reader with tape prepared off-line. In either case, panel controls within easy reach of the operator give access to any disc location, any character, or any test word, to allow program modifications and on-line verification of all conditions. Testing and programing can be carried on simultaneously.
- The standard system includes two measuring lines. These may be used to make a dual limit measurement against high and low limits, or two independent measurements, simultaneously, against separate limits. With the 200 tests-per-second option, this gives an effective test rate of 400 tests-per-second. Each of the two measuring lines is fully guarded through the matrix. Power pulses are programable in 1msec. steps to 10msec., in 10msec. steps to 100msec., in 100msec. steps to 1 second and in 1-second steps to 10 seconds. A V/IFM instrumentation module allows maximum use of the Series 5000 capabilities. It can be used as a constant current generator or a voltage forcing source. In the current mode the module can measure voltage. In the voltage mode it measures current.
- Another unique option available with the Series 5000 system is the self-calibrating single socket (see page 4). The single socket can be installed in the ambient test station or in the environmental chamber, to perform high accuracy AC, DC and switching time tests under all conditions. Up to 5 slave test stations can be multiplexed to operate with a single master test station on the Series 5000, to perform DC and dynamic measurements. Additionally, automatic device handling, classification, and sort equipment is available for high speed, high volume testing.

The complete capabilities of the Series 5000 can only be hinted at here. For complete information return the self-addressed, prepaid postcard enclosed.



COMPLEX MODULE TEST SYSTEMS



The Fairchild Instrumentation Series 8000 test system is especially designed for functional logic tests of complex digital circuits. These circuits may be printed circuit boards, potted modules, large scale integration (LSI) circuits, thin and thick film circuits, multi-chip circuits, or system subassemblies. The Series 8000 can test such circuits having over 100 pins, at test rates in excess of 10,000 tests

per second. With special pulsing options the test speed is extended into the megahertz region. The functional testing is accomplished by programing into the system memory a series of digital patterns. The input patterns are applied as synchronized data words to the inputs of the module under test, and all outputs are examined simultaneously to see that they are in the correct logic state and level. All pins of the module are designated either as input or output; if a pin is defined in the test memory as an input it will be connected to an input conditioner and forced into the correct state during the test. If a pin is defined as an output, it will be connected to a load board and level comparator, and will be tested to determine that it is in the correct state for that test. Testing of all output pins occurs simultaneously. A search mode is provided to insure that the system is testing the device to the correct truth table, taking into account the state of all internal, inaccessible memory elements. In this way devices which contain memory cells with no reset capability can be tested satisfactorily.

- The standard magnetic disc provided with the system provides storage for 1,800 test words and test rates of 1,000 tests per second. A larger, faster disc is optionally available with 50,000 test word storage capacity, and rates of up to 10,000 tests per second. Pin capability can be expanded to accommodate devices with more than 144 pins. Magnetic disc programing is accomplished either through a keyboard or high speed paper tape. Go/No-GO results are visually displayed, and additionally may be data logged along with information on which test failed, and which pins of the module under test gave the erroneous readings.
- Where diagnostics must be performed to determine further the causes of failure, several techniques are available. Each test has independent addressing of subroutines, and upon failure the system may be instructed to proceed to a diagnostic test routine in an effort to pinpoint the failure. An oscilloscope can also be provided in the system, and can be used with a sync/stop selector to recirculate a mode of operation. In this way the operator can obtain a continuous trace of a particular test sequence and visually determine possible causes of the failure.
- The Series 8000 is a unique system. No other system currently available can match either its speed or the number of pins it can test in a single operation. For complete information on the Series 8000 system return the enclosed self-addressed, prepaid postcard.





SF.I. 1967 PRINTED IN U.S.A.

MICROMOSAIC ARRAYS ARRAYS AN MOS Approach To custom Lsi



The Micromosaic[™] Array Concept

The 3400 Micromosaic[™] Array utilizes Metal Oxide Silicon (MOS) technology to fabricate high complexity digital arrays. It offers the use of a standard circuit library, a standardized interconnection system, and computer controlled automated design procedures to build custom digital subsystems quickly and economically. The objectives of the 3400 family are to implement large numbers of custom Large Scale Integration (LSI) subsystem functions with a low design cost, short turnaround time, and a highly flexible custom capability. Low and medium volume custom arrays, not economically feasible utilizing "hand-crafted" techniques. can be implemented with the Micromosaic array concept.

To meet these objectives, the 3400 Micromosaic Arrays have been specifically designed to utilize automated computer design techniques. Standard functional building blocks (or "cells") are utilized to realize the actual circuit portions of each custom subsystem. The use of predesigned, thoroughly characterized, standardized cells provides fast turnaround time, and a large volume of data from which reliability and failure-mode predictions may be made.

These standard building blocks are systematically interconnected by regular orthogonal interconnection line segments placed along the lines of an imaginary X-Y grid and proceeding between grid intersections. This grid-oriented interconnection system not only facilitates systematic routing as required for automated design, but it also obviates the need for dimensional considerations beyond the initial design of the array family.

The benefits of fast turnaround time and systematic design procedures would be negated if the degree of standardization required to realize them resulted in such inefficient area usage that subsystems of true LSI complexity could not be economically integrated. Several factors ensure that area efficiency will be maintained in the development of custom Micromosaic arrays. First, there is a wide variety of standard functional blocks (over 35) so that the various internal functions of a custom array are implemented as concisely as possible. Moreover, each of these cells has been topologically optimized. The extent of the library ensures sufficient flexibility to let the array family be useful in widely differing types of applications. Second, unlike the bipolar Micromatrix[™] arrays, the cell patterns are not prediffused and the location of each functional block is selected during the design phase to minimize the total length and physical complexity of the interconnection system. Finally, both the cell patterns and the interconnection system take full advantage of present day technology to conserve surface area.

Organization of A Custom Array

As the preceding remarks indicate, a custom subsystem implemented with the Micromosaic array capability is composed of predesigned building blocks which have been systematically placed and interconnected to form a monolithic array of cells. The organizational diagram of Figure 1 illustrates the important features of such a composed array. The individual cells, which may be considered as dimensional blocks with terminals, are uniform in height and are arranged in rows as shown on the diagram. Since complexity varies with the function, the width is varied to accommodate various numbers of devices. The voltage and ground supplies are



bussed horizontally through each cell and the rows of cells may be rotated about these voltage busses to place the cell terminals in the most advantageous position. Total cell count and the number of different cell types are determined entirely by the logic requirements of the subsystem under development. Finally, the height of the interconnection alleys between rows of cells is also a design variable which is determined by actual "wire" density. The flexibility inherent in this "composition approach" to LSI enables efficient usage of silicon surface area.

Computer Aided Design

The 3400 Micromosaic[™] Array has been specifically designed to make maximum use of Computer Aided Design (CAD).

CAD is obviously not required for LSI, because some very complex MOS designs have been produced using conventional techniques. But for Micromosaic arrays, where low engineering costs and fast turnaround time are paramount, CAD is a necessity. The present Fairchild CAD procedure, as it relates to Micromosaic

arrays, is shown in Figure 2. The CAD system is entered after system and logic design have been completed. The cell interconnection of the proposed Micromosaic array and a design verification test is coded in FAIRSIM format. FAIRSIM is Fairchild's digital simulation program. The array logic is then simulated to check for functional correctness and coding accuracy. This is followed by automatic cell placement and interconnection routing with manual intervention which increases the efficiency of this procedure. Once a satisfactory design has been accomplished, the master artworks are automatically generated on a computer-controlled cutting table, checked, and submitted to Maskmaking. Meanwhile, the logical and final topological descriptions of the array are used as inputs to a test generation program which establishes a functional test sequence to test for all realistically possible shorts, opens, and stuck conditions within the circuit.



Customer Interface

The economics of arrays have projected the semiconductor manufacturer into the business of subsystem fabrication. Where he once interfaced only with circuit and component engineers, he must now also communicate with system engineers, logic designers, and packaging engineers. The systems manufacturer, conversely, must become more aware of the process technology and its limitations. Since every customer has different expertise, manpower, design schedules, etc., no single interface definition can be made which will be optimum for all customers. In any case, the interface should be chosen so as to make the division and identification of responsibilities as well defined as possible. The necessary steps in a design are shown in Figure 2. The system requirements must be defined by the customer. The areas of logic design, verification, and CAD coding are in the flexible interface area and may be performed by Fairchild and/or the customer. Mask generation, fabrication, and testing must be done by Fairchild.

While many working relationships are possible, there are four primary types:

1. Performance Specification: The customer provides a system design and generates performance specifications. Fairchild then performs the logic design for minimum cost implementation. This may involve the use of one or more Micromosaic[™] arrays, MOS standard products, interface circuits, multi-chip packages, etc.

2. Logic Diagram Only: The customer provides a logic diagram to Fairchild. Fairchild will analyze the design, generate test criteria, and perform computer simulation. The customer then analyzes computer simulation data and verifies design.

3. Logic Diagram and Functional Test Criteria: The customer provides logic diagram and functional test data. The logic is simulated and verified with test criteria. This approach requires less Fairchild involvement than does No. 2 above.

4. FAIRSIM Interface: Fairchild's computer simulation program provides a compact language for specification of Micromosaic arrays and associated test criteria. The FAIRSIM User's Manual (which is available upon request) provides detailed information of FAIRSIM use. The customer may elect to supply design data to Fairchild with FAIRSIM punched cards. The logic simulation generated with the FAIRSIM program eliminates the need for breadboarding. (Breadboarding with MOS is impractical for arrays because the parasitic capacitance between logic functions is almost eliminated when functions are integrated using Micromosaic arrays.) The use of computer aided layout and mask generation obsoletes the need for pencil layouts.

To provide customer support with Micromosaic arrays, the Fairchild Array Systems Engineering group is available for consultation on all aspects of arrays including FAIRSIM programs. To aid in specifying a Micromosaic array, a technical specification form is provided at the back of this brochure. It outlines the type of information that is necessary to develop an array.

Micromosaic[™] Array Logic Elements

The library of standard cells, with which the custom subsystems are implemented, is the backbone of the 3400 Micromosaic Array capability. In the design of the cell set, standardized device topologies for various circuit configurations were determined, and all cells have been constructed using these devices. The primary objective of the standardized geometries was that all internal logic cells have similar transfer characteristics. Thus, a standard MOS load resistor between the cell output and the Vop supply is used in each circuit. Three transistor designs are used to ensure identical DC characteristics from circuits using one, two or three transistors "stacked" in series between the output terminal and the substrate.

With the input capacitance of the standard switching devices determined, capacitance loading due to fan-out on any internal node may be easily calculated from the logic diagram. Once a layout has been accomplished, the additional capacitance due to interconnections may be added to this input capacitance. Since the output impedance to the substrate or to V_{DD} is the same for all cells, a knowledge of node capacitance is all that is required to determine typical and worst-case on-chip propagation delay times.

Besides the internal logic circuitry, some additional cells have been designed and characterized for output buffering and on-chip clock pulse generation. These circuits use different device geometries than the internal cells to provide higher drive capability.

Using standard device topologies, an extensive library of cells has been established to provide the flexibility necessary to implement a wide variety of logical designs. The individual cells are illustrated on the following pages. The NOR and NAND gates as well as the more complex "GA" or "gate array" logic elements require no explanation. Flip-flops are available for both single and two-phase clock operation as the logic diagrams indicate. The NAND and NOR expanders (PD, EXP, EXP3, NREX2, NREX3) are simply groups of gates that may be tied to other cell outputs to expand the function of that particular cell. These cells are especially useful for large NOR functions (in excess of five inputs) and for reducing logic complexity when true and complement signal



polarities are available. Figure 3 presents a simple example of logic reduction. Note that one level of logic and one resistor node have been eliminated, thus improving speed and reducing power.

No "stored charge" or "transmission gate" circuitry is used in the design of these cells. All flip-flops are of "master-slave" type, similar to bipolar designs.

Operating Temperature Range

The features outlined in the cell circuit description allow MicromosaicTM arrays to be specified for use in industrial environments (0°C to +70°C) or military environments (-55°C to +125°C) using either high or low threshold material.

Logic Symbols

The logic symbols used for Micromosaic array cells are in accordance with MIL-STD-806B. This symbology, as it pertains to MOS circuitry, may be unfamiliar to some readers, so an explanation is in order. The military standard for graphic symbols used in logic diagrams, MIL-STD-806B, is probably the most popular logic symbol convention for bipolar logic. The symbols are defined by combination tables which describe the circuit in terms of "H" (highest algebraic voltage) and "L" (lowest or most negative voltage). Two symbols are defined for each circuit corresponding to the user's definition of "active level" or "logic one." Combination tables from MIL-STD-806B corresponding to the common MOS transistor connections are shown in Figure 4. By examination of the combination table we observe that the MOS series-string corresponds to the upper symbols, the parallel connection to the middle symbols, and the MOS "OR tie" (used with expanders) connection to



the lower symbols. Unfortunately, this is in contradiction to the most common industry usage which might be described as the 806B NOT convention for MOS symbols. The decision to use 806B notation with its somewhat unfamiliar symbols for Micromosaic[™] array cells is not based on any "ivory tower" idealism, but our conviction that the continued use of the 806B NOT convention will result in a source of confusion and subsequent errors when designing systems using a combination of bipolar and MOS logic.

The Micromosaic array concept, with its low voltage capability, makes hybrid MOS/bipolar systems quite practical. It can be seen that use of the same logic symbol for devices with non-identical combination tables will result in a potential source of confusion and subsequent errors. In addition, where contracts specify compliance with MIL-STD-806B no costly re-formatting of logic diagrams is required. For Böolean descriptions of the cells, the common MOS convention of logic one = L, logic zero = H was used.

FAIRSIM Formats

Some customers may prefer to supply Fairchild Micromosaic array designs coded in FAIRSIM format on punched cards. The FAIR-SIM format for each logic element is listed in the individual descriptions. Here is the array description format:

1. Designation: This is the name which the designer assigns a particular cell. Each name must be unique, begin with a letter, and be less than five characters long. The description is entered starting in Column 1 of an 80 column punched card.

2. Configuration: This is type or configuration of cell used such as NAND3, GA7, etc. The configuration is entered starting in Column 10.

3. Inputs: The designated names of the cells or array inputs which are inputs to the cell are listed here starting in Column 16. The exact order of these inputs is specified in the individual cell description.

4. Delay: The inverter delay is listed following the inputs. Delays may range from 0 to 63. The FAIRSIM model should be examined to determine the delay characteristics of a cell.

In addition to the cell description, a pad card is required per bonding pad. The bonding pads correspond to the package pins of the final unit. The format consists of the signal name or designation starting in Column 1, and the word PAD starting in Column 10. If the signal is an input, the signal name will be the same as that shown for the appropriate cell inputs. If the signal is an output, the name will be the same as the cell which drives it.

An example of a completed coded Micromosaic array for an up-down counter is shown in Figure 5.

	NETST	ART
BF1	AUF	FALUN
BF2	BUF	FAZQN
0F 3	BUF	FASUN
1.5	HUE	N311
61	MPI	MILLSUBS
GIN	MPT	N217.CG1
A1	FSR	G412.CG1.CG1.G411.MR.CG1N
FA2	F SR	N219,CG1,CG1,N214,MR,CG1N
FA3	FSR	N220,CG1,CG1,N213,MR,CG1N
44	FSR	G442+CG1+CG1+G441+MR+CG1N
231	GA3	N32, FA4QN, ND3, N33, PE, PI
141	GA9	PO-PE-N24-FAIQN
143	GAA	NOT FASO, N24 . N34
44	GA4	ND20.N24.PE.P3
71	GAT.	FA40N.G711.BIN
11	MPI	N217.5UBS
124	NORZ	CLK.SUBS
122	NORZ	BIN+SUBS
123	NOR2	SUBS, UP
124	NOR2	PE+SUBS
25	NURZ	5145 5313
27	NOR2	N23, N09
128	NOR2	N017.5UB5
129	NORZ	ND11.ND12
131	NORS	N01.N02.N21
132	NCK3	N23, PE, 6421
133	NDR3	G422, PE, UP
134	NORS	FAIC, FAZO, FA3O
135	NOR3	N34.UP.FA4QN
430	NDR3	NZ3 NUB FAQ
38	NORS	FALSH FAZO FAJON
139	NOR3	N211+N37+N38
210	NORZ	ND13,ND14
211	NORZ	G421, FA3QN
1212	NURZ	ND21,SUBS
1213	NORZ	N312,ND19
214	NURZ	N215,N25
1210	NORZ	N210+N22
217	NOR2	N218.SURS
1218	NDR2	N212-N31
1219	NURZ	N214, SUBS
(220	NURZ	N213,5UB5
016	NOR3	N35.N36.N27
(311	NOR3	N28, N29, N210
1312	NOR3	N39, PE, N23
01	NAN03	CEL CEL CEL
102	NAN03	EARON EARIN CALON
07	NAN02	FALON FAZON
60.8	NAND3	FALQ, FAZQ, FA3Q
60	NAND3	N08, FA40, 81N
011	NAND3	BIN, FA1Q, FA2Q
012	NANDE	FA3Q, FA4Q, UP
413	NAND3	N22 UP FAIQ
014	NAN03	PACUN+PASUN+PA4Q
010	NANDZ	6432. 124.1123
017	NAND3	N34 . N23 . FA4 ON
018	NANDE	UP.FALQN.G711
019	NANDZ	N015,N016
020	NAND3	N017,N310,ND18
D21	NANDZ	PEICEX
	NETEN	
		407 SIGNALS ASSEMBLED
	- 04 07	DET DE ENIDETH CADACITY

Figure 5. FAIRSIM coding of up/down counter.

3400 Micromosaic[™] Array Cell Set

The library of cells utilized in the computer aided design of custom arrays has been extensively characterized to provide an operating history as a function of temperature, power supply variation and fan-out.

The Micromosaic array has been designed for and characterized over the full military temperature range of -55°C to +125°C. These custom arrays are also available in an industrial range of 0°C to +70°C. MOS circuitry performance depends strongly upon the operating temperature of the chip. In general, speed and power dissipation are inversely proportional to temperature, and directly proportional to the power supply voltages. At -55°C, power dissipation is approximately 1.4 times the room temperature value and propagation delays are approximately 0.7 of the room temperature value. Conversely, at +125°C, power dissipation is approximately 0.7 and propagation delays are 1.4 times the room temperature value.



BBUF: This cell is similar in concept to BUF, but impedances are lower for increased capacitive drive capability.



BUF: This "totem-pole" output buffer is utilized for driving off-chip capacitive loads. Logically, it operates as an inverter.



BA: This binary adder cell accepts inputs A, B and C and generates active level high SUM and CARRY (ZSN and ZCN) outputs.



CG: The clock generator cell is utilized to convert single-phase clocks to non-overlapping twophase clocks. Buffer outputs provide good onchip capacitive drive capability. Where speeds or fan-outs are low, this same function may be achieved more economically with standard gates.



EXP: The expander provides two series transistors for the purpose of expanding the logic capability of other cells.



DNOR2: This cell provides two independent two-input NOR gates.



EXP3: This expander provides three series transistors for the purpose of expanding the logic capability of other cells.





FRS1: This single-phase, R-S, master-slave flipflop is useful for general purpose logic requiring a single-phase clock. An asynchronous reset is provided. For normal operation, CPA and CPB are commoned as the clock input, CDA and CDB are commoned as the asynchronous reset. The outputs change state on the positivegoing clock transition.

FRS2: The R-S flip-flop with a two-phase clock is useful for general logic applications where a two-phase clock is available. For normal operation, CPA and CPB are commoned as one phase of the clock inputs and CPN as the other phase. The outputs change states on the negativegoing transition of CPN. An asynchronous reset is provided on the master only.





FRS3: This R-S flip-flop with a two-phase clock is similar to FRS2 with the exception that no direct clear is provided. Normally, CPA and CPB are commoned to one phase of the clock input, and CPNA and CPNB are commoned to the other phase.

FT1: This toggle flip-flop is useful for implementing ripple counters with single phase clocks. Normally, CPA and CPB are commoned to the clock input; the flip-flop will toggle on the positive-going clock transition. CDA and CDB are commoned as the asynchronous reset.



FT2: This toggle flip-flop utilizes a two-phase clock for operation. Normally, CPA and CPB are commoned to one phase of the clock input, CPN to the other phase. This clock typically is provided by the Q and the QN outputs of the previous stage. An asynchronous reset is provided to the master only.



GA1: This gating array provides the function: $(A1 + B1) \cdot (A2 + B2)$ or $\overline{A1} \overline{B1} + \overline{A2} \overline{B2}$



GA2: This gating array provides the function: $(\overline{A1 \cdot A2}) + (\overline{B1 \cdot B2})$ or $(\overline{A1} + \overline{A2}) (\overline{B1} + \overline{B2})$



GA3: This gating array provides the function: $(A1 \cdot A2) + (B1 \cdot B2) + (C1 \cdot C2)$



GA4: This gating array provides the function $(A1 \cdot A2) + (B1 \cdot B2)$ at Z2 and its complement at Z1.



GA5: This gating array provides the function $\overline{A1 + A2}$ at Z2 and (A1 + A2) (B1 · B2) at Z1. When A1 = B1 and A2 = B2, the EXCLUSIVE-OR function is generated.



GA6: This gating array provides the function $\overline{A1 \cdot A2}$ at Z2 and $(A1 \cdot A2) + (\overline{B1 + B2})$ at Z1. When A1 = B1, and A2 = B2, the comparison function is generated.



GA7: This gating array provides two, two-input NOR gates having a common input.



GA8: This gating array provides the function: $\overline{A1 \cdot A2 \cdot A3 + B1 \cdot B2 \cdot B3}$



HPI: This driver element, logically a two-input NOR, provides lower impedance devices for improved capacitive drive capability.



LRS: The LRS latch cell provides a single bit of storage and is useful for register applications. The latch is set when both S1 and S2 are low; reset when R1 and R2 are low.



MPI: This driver element, logically a two-input NOR, provides lower impedance devices for improved capacitive drive capability.



NAND2: This gate provides the function $\overline{A1 \cdot A2}$ or $\overline{A1} + \overline{A2}$

1



NAND3: This gate provides the function $\overline{A1 \cdot A2 \cdot A3}$ or $\overline{A1} + \overline{A2} + \overline{A3}$



NOR2: Provides the function $\overline{A1 + A2}$ or $\overline{A1} \cdot \overline{A2}$



NOR3: Provides the function $\overline{A1 + A2 + A3}$ or $\overline{A1 \cdot A2 \cdot A3}$



NOR4: Provides the function $\overline{A1 + A2 + A3 + A4}$ or $\overline{A1 \cdot A2 \cdot A3 \cdot A4}$



NOR5: Provides the function $\overline{A1 + A2 + A3 + A4 + A5}$ or $\overline{A1} \cdot \overline{A2} \cdot \overline{A3} \cdot \overline{A4} \cdot \overline{A5}$



NREX2: This two-input NOR expander provides two parallel transistors for expansion of other cells.



NREX3: This three-input NOR expander provides three parallel transistors for expansion of other cells.



OUT: The output driver, logically equivalent to a NOR2 driving a low impedance inverter, is used where high capacitive drive is required. The output characteristics are similar to those of the HPI.



PD: The pull-down cell provides a single low impedance MOS device useful for output buss connections. In addition, the PD element may be used on-chip to pull down a maximum of four gates.



PDO: This pull-down cell provides an input inverter input to a PD element.

MOS or Bipolar Compatibility

The 3400 cell set is designed to operate with either of two sets of supply voltages. One set of voltages is utilized for MOS compatible arrays and the other set is for bipolar compatible arrays. The magnitude of the device thresholds is optimized for each set of conditions and is fixed by the manufacturing process. The nominal performance characteristics for each of the two sets of operating conditions are outlined below. This brochure describes a general purpose custom capability rather than complete worst-case and best-case performance characteristics of each cell. More detailed characterization data on both the high and low threshold cell sets are available upon request.

High Threshold Micromosaic[™] Array (MOS Compatible)

The high threshold circuits have device turnon voltages in the range of -2.9 to -4.2 volts. The circuits have been characterized with the resistor gate supply voltage, V_R, in the range of -28 ±4V and the resistor drain supply voltage, V_{DD} in the range of -10 ±2V. Assuming nominal voltages (-28 and -10 volts), the typical MOS load resistor impedance is 75kn at room temperature, and the impedance of on switching devices to ground is typically 6.5kn. Worst-case noise immunity is greater than 1 volt under any of the operating voltage and temperature conditions, and nominal power dissipation per "on" gate (output low) is 1.2mW. In addition, each output buffer required by the design dissipates approximately 8mW when the output is low.

To quickly estimate power dissipation, assume 50% gate and buffer duty cycles. Thus, a 150 gate array with 10 buffers would dissipate 130mW under nominal conditions.

On-chip propagation delays, and therefore the operating frequency of a custom subsystem, depend on the load capacitances associated with each internal node. Under the typical conditions of $V_R = -28V$, $V_{0D} = -10V$, and $T = 25^{\circ}C$, average propagation delays are 50 ns/pF "on" chip. Each fan-out typically contributes 0.3 to 0.5 pF, depending on the transistor type and interconnection variables. In general, a useful typical propagation delay figure is about 70 ns per internal logic level. Thus, for a design with a maximum of seven levels of logic, the maximum room temperature operating frequency would be in the neighborhood of 2 MHz.

Low Threshold Micromosaic[™] Array (Bipolar Compatible)

The Micromosaic array cell topologies employed in high threshold voltage circuits are equally well suited to low threshold circuits operating with significantly reduced voltage levels. In fact, several designs have been implemented in both high and low threshold technologies utilizing the same mask sets. The low threshold devices have turn-on voltages of -1.7V to -2.3V and are typically operated with the V_{DD} pin connected to ground potential and the substrate (V_{ss}) operated at a positive potential between +4.5V and +6V. This provides input and output logic levels of ground and approximately 0.75V below the V_{ss} supply. The resistor gate bias voltage, V_R, is set between -7V and -20V, for the low threshold arrays, which gives an effective bias relative to the substrate of from -11.5V to -26V, depending upon V₅₅. The nominal operating voltages for low threshold Micromosaic arrays are $V_R =$ -15V and $V_{ss} = +5V$. These conditions yield a nominal resistor value of 90ko and a switching device on impedance of 15kΩ. Worst-case noise immunity is somewhat less for low threshold arrays compared to the high threshold circuits because of the reduced ratio of switching device impedance to load resistor impedance and lower device threshold voltages.

The low voltage Micromosaic arrays may be interfaced directly to bipolar current sinking logic if proper precautions are taken. The Micromosaic inputs require a V_{IL} of \leq 400mV, and a V_{IH} of \geq (V_{SS} – 100mV). This may be obtained by the use of a DT_µL or LPDT_µL resistive pull-up gate driving Micromosaic inputs only. The Micromosaic outputs may drive bipolar circuitry by utilizing a BUF element to drive a single LPDT_µL load. Other techniques to drive DT_µL or TT_µL loads directly may be practical depending on specific conditions.

Power dissipation is reduced considerably for low threshold arrays primarily due to the reduced logic voltage swing. Nominal power per "on' 'gate is 0.23 mW. This figure can be significantly reduced by reducing the magnitude of the resistor bias supply. Output buffer power dissipation is also lower for low threshold circuits (due to the lower V_R bias) and is typically 4mW per "on" buffer.

On-chip propagation delays for the nominal voltages suggested above are approximately



the same as those measured for the high threshold circuits. The typical delay is 70 ns/pF, and for typical fan-outs, a propagation delay of 110 ns per logic level is useful for speed estimates.

Finally, the temperature dependence of low threshold Micromosaic[™] arrays is similar to that of the high threshold circuits. The effect of threshold changes with temperature, which tends to offset changes in device impedance, is more significant for low threshold circuits; however, the speed and power variations with temperature are slightly reduced from the figures reported above for the higher threshold system.

Applications

The 3410/11 Four-Bit Up/Down Counter is a typical Micromosaic array application. The logic diagram is shown in Figure 6. This counter provides the capability for counting in BCD or binary, controlled by the BIN input, and up or down as controlled by the UP input. A six input Count Enable input allows up to seven 3410/11 counters to be connected as a 28-bit synchronous up/down counter. A decoded terminal count and synchronous parallel entry are also provided. The connection as a 16-bit counter is shown in Figure 7.

The Fairchild CAD system was utilized to design the 3410/11; the FAIRSIM computer description for the 3410/11 is shown in Figure 5. The signal names were arbitrarily selected. This description was used by the Computer Aided Design system to perform cell placement and interconnection routing. The computer-generated layout description is shown in Figure 8. A photomicrograph of the completed chip is shown in Figure 9.

Packaging

Micromosaic arrays are available in a variety of packages. Package selection is determined by the number of pins, thermal transfer, and form factor. Standard Fairchild packages presently consist of 16, 24, 36 Dual-In-Line and ribbon (Flatpack) types. In addition, multi-chip packages will be available for logic requirements exceeding the economic capability of a single Micromosaic array chip, or designs requiring special interface requirements. Fifty and 64 pin packages are being developed to accommodate arrays requiring more than 36 connections.

Testing

The number and types of tests performed on a Micromosaic array depend on logic design, required confidence level, and eventual environment. Potential failure modes must be analyzed to determine the proper tests. Worst-case DC measurements will be required for inputs and outputs to assure that interfaces with other devices achieve the desired margins. The number of such tests is proportional to the number of pins, and in general will be small in comparison to functional tests. Functional tests will verify the transfer function, truth table, or state diagram of the device and will check internal devices.

Functional tests may be conveniently classified into two groups: performance and acceptance tests. Basically, a performance test validates the basic design of the array. It consists of applying a representative sampling of input sequences which verify that operation is as expected. It is the type of a test that would be written for the FAIRSIM program to verify a design. On the other hand, acceptance tests





Figure 8. Computer generated interconnection layout for 3410 Four-Bit Counter.


Figure 9. 3410 Four-Bit Counter photomicrograph.

must verify the complete operation of the device before it is shipped. These tests are inherently longer than performance tests and yet, because they (or some portion of them) must be applied to every array manufactured, they must be reasonably short. The program performs three functions:

1. It analyzes the FAIRSIM performance test and generates a list of untested array elements. At this point, more tests may be written in FAIR-SIM format to test the array more completely, or automatic test generation selected.

2. It performs automatic test generation using sophisticated algorithms to select optimum test sequences. These additional tests are then combined with the performance tests to form the final functional acceptance test.

3. It provides automatic formatting of test sequences to the appropriate tester format.

Functional testing is presently being done using Fairchild Instrumentation 8000A Array Testers. Tests can be either hand-generated in the FAIRSIM language, or automatically generated and machine-formatted in the 8000A input format. The 8000A will perform DC function testing on arrays containing up to 50 pins. A photograph of the unit is shown in Figure 10. Basically, the tester stores in memory a sequence of forcing functions and expected output responses plus control words which identify package pins as input, output, or "don't care" terminals. The tester sequentially applies logic levels representing forcing functions to the array inputs and compares actual array outputs to the predicted responses on a go/no-go basis.

A complete description of the 8000A is available in the publication 8000A Array Test System.

While the 8000A performs only limited parameter testing, the new Fairchild Instrumentation 8000B Array Tester, currently in advanced development, combines the functional capability of the 8000A with the parameter testing of a 5000. In the interim, parameter tests are being performed on the Fairchild Instrumentation 5000 Integrated Circuit Tester.



Summary

These customer benefits are associated with the use of 3400 Micromosaic[™] Arrays:

1. Fast design turnaround time and low nonrecurring design costs — This results from the speed and accuracy of a totally integrated Computer Aided Design system. By utilizing predesigned and characterized cells, engineering "redesigns" are drastically reduced.

2. Low cost/gate function - The production cost of an LSI circuit is a function of chip fabrication, packaging and testing costs. In addition to the very accurate computer-controlled maskmaking of the 3400, which contributes to its excellent yield, the advanced semiconductor technology and concise allocation of interconnections based on actual requirements make 3400 Micromosaic Array chip sizes competitive with conventional "hand-crafted" custom arrays. Packaging and testing of custom arrays (which can be the principle expense) are the same for "hand-crafted" and Micromosaic arrays. This results in economical production of Micromosaic arrays from a few hundred to hundreds of thousands of parts.

3. Parameter flexibility — With the cell design of Micromosaic arrays, high voltage (MOS compatible) and low voltage (bipolar compatible) arrays can be generated from the same mask set. In addition, the extensive characterization available allows reliable operation over large ranges of power supply variation. Performance over the industrial temperature range (0° to +70°C) or the full military range (-55°C to +125°C) is fully specified.

4. Delineation of responsibility - Finally, a prime customer benefit of the Micromosaic array concept is the flexible, but well-defined delineation of responsibility. All too often, misunderstanding of specifications or customer generated artwork have resulted in unusable arrays and a question of which party was responsible for the error. With Micromosaic arrays, the customer has final responsibility to approve operation of the design, as simulated on the CAD system, before artwork is started. Changes at this stage are easy and the need for functional breadboarding is eliminated. After customer approval, arrays are produced and tested by Fairchild using the customer approved test sequences.

FAIRCHILD SALES OFFICES

HUNTSVILLE, ALABAMA

2109 W. Clinton Bldg. 35805 Suite 420 Tel: 205-536-4428 TWX: 810-726-2217

PHOENIX, ARIZONA 301 West Indian School Rd. 85013 Suite 103 Tel: 602-264-4948 TWX: 910-951-1544

LOS ALTOS, CALIFORNIA

Village Corner, Suite L El Camino and San Antonio Rds. 94022 Tel: 415-941-3150 TWX: 910-370-7952

LOS ANGELES, CALIFORNIA 6922 Hollywood Blvd. 90028

Suite 818 Tel: 213-466-8393 TWX: 910-321-3009

DENVER, COLORADO

2765 South Colorado Blvd. 80222 Suite 204 Tel: 303-757-7163 TWX: 910-935-0706

HAMDEN, CONNECTICUT Building 15

60 Connolly Parkway, Rm. 4 06514 Tel: 203-248-1888

FT. LAUDERDALE, FLORIDA

3440 N.E. 12th Ave., Rm. 2 33308 Tel: 305-566-7414 TWX: 510-955-9840

ORLANDO, FLORIDA

7040 Lake Ellenor Dr., Rm. 130 32809 Tel: 305-855-8012 TWX: 810-850-0152 ELMWOOD PARK, ILLINOIS 7310 West North Avenue 60635 Tel: 312-456-4200 TWX: 910-255-2064

COLLEGE PARK, MARYLAND 4911 Niagara Road 20740 Room 2C Tel: 301-935-0351 TWX: 710-826-9654

WAKEFIELD, MASSACHUSETTS Lakeside Office Park 01880 Room 2 Tel: 617-245-8880 TWX: 710-348-0424

DETROIT, MICHIGAN 24755 Five Mile Rd. 48239 Tel: 313-537-9520 TWX: 810-221-6936

MINNEAPOLIS, MINNESOTA 4901 W. 77th Street 55435 Room 104 Tel: 612-920-1030 TWX: 910-576-2944

ALBUQUERQUE, NEW MEXICO c/o Hyer Electronics 130 Alvarado Dr., N.E. 87108 Tel: 505-265-5601 TWX: 910-989-1679

JERICHO, L. I., NEW YORK 50 Jericho Turnpike 11753 Tel: 516-334-8500 TWX: 510-222-4450

POUGHKEEPSIE, NEW YORK

44 Haight Avenue 12603 Tel: 914-454-7320 TWX: 510-248-0030

SYRACUSE, NEW YORK

731 James Street, Room 304 13203 Tel: 315-472-3391 TWX: 710-348-0424

DAYTON, OHIO

5055 North Main Street 45415 Tel: 513-278-8278 TWX: 810-459-1803

JENKINTOWN, PENNSYLVANIA

100 Old York Road 19046 Tel: 215-886-6623 TWX: 510-665-1654

DALLAS, TEXAS

10210 Monroe, Suite 102 75220 Tel: 214-352-9523 TWX: 910-861-4512

SEATTLE, WASHINGTON

700 108th Avenue Northeast Suite 211 Bellevue, Washington 98004 Tel: 206-454-4946 TWX: 910-443-2318

ONTARIO OFFICE

P.O. Box 160 1040 Martin Grove Road Rexdale, Ontario, Canada Tel: 416-248-0285 TWX: 610-492-2700

QUEBEC OFFICE

P.O. Box 238 Pointe Claire, Dorval, Quebec Tel: 514-684-1516 TWX: 610-492-2700

Technical Specification

Load

To expedite the quotation of a custom Micromosaic array, the Technical Specification sheet that follows may be completed and submitted

to your local Fairchild sales engineer along with a logic specification or logic diagram. This will allow the array systems engineers to consider all aspects of your requirements.

CUSTOM MICROMOSAIC™ ARRAYS TECHNICAL SPECIFICATION

Customer:				
Device:		Date Prepared:		
Technical Interface Desired:				
Performance Specification		FAIRSIM Coded Logic an	d Tests	
General Logic Diagram		Micromosaic Cell Logic D	lagram	
Above with Functional Test Specification		Above with Functional Tes	t Specification	
Package Type:	_	Pins Used:		
Voltage Supplies: V_{DD} V_{R} =	V _{GG}	V ₅₅	Substrate	
Temperature Ranges: Operating		Storage		
Noise Immunity:				
Min. "Low" Level Noise Immunity on Chip		_ Min. "High" Level Noise I	mmunity on Chip	
Thermal Characteristics:				
Maximum Operation Junction Temperature				°C
Junction to Case				°C/W
Junction to Ambient				°C/W
Desired Development Time:				
Simulation Finished (ARO) We	eeks, Parts I	Delivered After Approval of S	Simulation	Weeks
Available Power Dissipation:				
Nominal:		Worst Case:		
V _{GG} = Volts V _{SS} =	Volts		Its $V_{SS} = $	Volts
V _{DD} = Volts T =	Volts	V _{DD} = Vo	Its T =	Volts
Speed Requirement Choose Most Applicable	e Specificati	on:		
Worst-Case Propagation Delay		Minimum Input Pulse Width	·	
Maximum Input Frequency		Duration of CP (Min.)		
Phases Externally Generated	bases Externally GeneratedDuration of CPN (Min.)			
Phases Externally Generated	clock Transition Time			
Amplitude of External Clock: Min.		Max		
Inputs:				
Logic Swing: "LOW" Level		"HIGH" Level		
Input Impedance				
All inputs have non-destructive internal protecti	on against o	over voltage to prevent rupture	or gate oxides.	
Outputs:				
Impedance to Substrate: Nominal		Maximum		
Impedance to V _{DD} : Nominal		Maximum		
Load		Voltage Swing		

Gen Hodley 650-327-4224



Thank you for helping us celebrate the dedication of Fairchild Semiconductor's new Shiprock facility a partnership in progress. September 6, 1969 Shiprock, New Mexico The talents of the Navajo people extend beyond imagination. A Navajo woman weaves a perfectly patterned rug without ever seeing the whole design until the rug is completed. Weaving, like all Navajo arts, is done with unique imagination and craftsmanship, and it has been done that way for centuries.



Building electronic devices, transistors and integrated circuits, also requires this same personal commitment to perfection. And so, it was very natural that when Fairchild Semiconductor needed to expand its operations, its managers looked at an area of highly skilled people living in and around Shiprock, New Mexico, a city of 8000 located in the northeast corner of the vast Navajo lands.

That was in 1965. Since then, Fairchild's Shiprock manufacturing and training operation has served as the keystone of a planned industrial development complex conceived by the Navajo Tribal Council as part of its effort to shift the economic base of the tribe from one purely agricultural to a more diversified mix of business and industry. From 50 initial employees, Fairchild's Shiprock facility has grown to almost 1200 men and women, making Fairchild the nation's largest non-government employer of American Indians. All but 24 of the 1200 are Navajo; in fact, of 33 production supervisors, 30 are Navajo.



As Shiprock grew to become a critical link in Fairchild's world-wide network of manufacturing operations, it became quite evident that more space would be needed to house this fast-growing operation. Under the direction of the Navajo Tribal Council, a 33,600 square foot modern manufacturing facility has just been constructed in Shiprock, and in early August Fairchild moved into this brand new one-level structure. Housing the most advanced semiconductor electronic assembly equipment in the world, this brightly decorated, fully air-conditioned building also features an employee cafeteria and a parking area for added convenience. And, there is ample room for further expansion of the operation.



The blending of innate Navajo skill and Semiconductor's precision assembly techniques has made the Shiprock plant one of Fairchild's best facilities—not just in terms of production but in quality as well.

Quality becomes a necessity in the semiconductor business. Fairchild's transistors and integrated circuits, some of which before packaging are no larger than the head of a pin, must perform to perfection in complex computers, electronic appliances, radios and televisions, and on the way to the moon as part of Apollo's communications, guidance, and gyro systems or in instrumentation units located in various stages of the Saturn rocket.

Back on earth, the success of the Shiprock facility can easily be measured in terms of growth and expansion. However, the real value of this progress lies in the creation of meaningful jobs for those who have not had jobs, jobs which will keep them in the land they love and among the people they know. And, that is success in very real terms.



A Fairchild 9040 integrated circuit geometry shown enlarged on the opposite page is in reality this tiny chip. It is packaged in this 13-lead flat pack, just one of many different electronic devices made by the men and women who work at Fairchild Semiconductor's Shiprock facility. The 9040 is used in communications satellites like COMSAT.



The dedication of this new Shiprock plant is proof of the successful partnership that exists between the Navajo people, the United States Government, and private industry, today represented by Fairchild Semiconductor. In the next several years we expect to see expansion of this nearly all Navajo operated plant, concurrent with further development of the Shiprock community and increased opportunities for all Navajos. There is no doubt in my mind that the human and physical resources of the Navajo people will be a vital and key part of the American economy. We are glad we came to Shiprock to play some part in this industrial growth.

Dr. C. Lester Hogan President and Chief Executive Officer, Fairchild Camera and Instrument Corporation We are very proud of our association with Fairchild. Together we have turned a hopeful idea into a successful and prosperous business reality. The past four years can best be described as the industrialization of a sleeping giant. The future lies in using the lands of the Navajo people for businesses such as this, places where Navajo labor and skill can be used for the benefit of all people.

Raymond Nakai Chairman, Navajo Tribal Council The most important ingredient of any manufacturing operation is people, and I happen to think we have very special people here at Shiprock. The Navajo men and women working here have made my job as Plant Manager one of the most pleasant experiences of my whole life. Their adaptabilities and proven skills have shown they can do any job well, and their industriousness and desire to learn is unmatched. I hope that in the very near future every job in this plant, including mine, will be held by Navajos. The credit for our success here belongs to them.

Paul Driscoll Shiprock Plant Manager







It is lovely indeed, it is lovely indeed I, I am the spirit within the earth The feet of the earth are my feet The legs of the earth are my legs The bodily strength of the earth is my bodily strength The thoughts of the earth are my thoughts The voice of the earth is my voice The feather of the earth is my feather All that belongs to the earth belongs to me All that surrounds the earth surrounds me I, I am the sacred words of the earth It is lovely indeed, it is lovely indeed. -Song of the EARTH SPIRIT, ORIGIN LEGEND



QeriHadley 650-327-4224



© 1969 Fairchild Semiconductor XX-OO-0650-89 10M Printed in U.S.A.



MARCH 3, 1975

FAIRCHILD SAID YESTERDAY (SUNDAY) IT HAS BEEN FORCED TO SUSPEND SEMICONDUCTOR ASSEMBLY OPERATIONS ON THE NAVAJO RESERVATION AT SHIPROCK, NEW MEXICO, DUE TO THE CONTINUED OCCUPANCY OF THE PLANT BY AN ARMED GROUP OF AMERICAN INDIANS.

WILFRED J, CORRIGAN, PRESIDENT AND CHIEF EXECUTIVE OFFICER, SAID THE COMPANY IS TAKING STEPS TO MEET CUSTOMER REQUIREMENTS THROUGH ALTERNATIVE MANUFACTURING MEANS.

EMPLOYEES OF THE NAVAJO-OWNED FACILITY HAVE BEEN NOTIFIED OF THE ACTION AND ADVISED THEY WILL BE INFORMED BY FAIRCHILD OF ANY FURTHER DEVELOPMENTS REGARDING THE SEIZURE.

"ON THE BASIS OF THE REFUSAL BY AN ARMED, OUTSIDE GROUP -- REPRE-JENTING NEITHER EMPLOYEES, TRIBAL AUTHORITITES NOR THE COMMUNITY -- TO SURRENDER CONTROL OF THIS PLANT, FAIRCHILD HAS NO CHOICE BUT TO SUSPEND CURRENT OPERATIONS IN SHIPROCK, "IR. CORRIGAN SAID.

"THE QUESTION OF RESUMING PRODUCTION WHEN THE INTRUDERS LEAVE CONTINUES TO BE EVALUATED BY THE COMPANY," HE SAID.

"FAIRCHILD REGRETS THAT ITS 10-YEAR RELATIONSHIP WITH THE NAVAJO COMMUNITY HAS BEEN DISRUPTED BY THE FORCIBLE SEIZURE AT SHIPROCK, ...E CONTINUE TO SUPPORT THE EFFORTS OF THE NAVAJO NATION, WHICH BOTH OWNS THE FACILITY AND GOVERNS THE RESERVATION, TO REGAIN CONTROL OF THE PLANT WHILE ASSURING THE SAFETY OF ALL CONCERNED.

"We appreciate also the support that our employees and the Shiprock community continue to give Fairchild in this regrettable and entirely unwarranted situation," MR. Corrigan said.

#!!!!!!!

Qui Hadley 650-327-4224

Innovation is about the art of managing advancing technology

The Splintering of the Solid-State Electronics Industry



Copyright @ 1969 Technology Communications, Inc.

The Splintering of the Solid-State Electronics Industry

One of the most striking features of high technology companies in the past twenty years is the spinoff. Indeed, around certain small geographical centers, the process of creating new companies-from financing, to organizing people and material resources, to making and distributing products-has become a way of life. Take the semiconductor industry. In the last year and a half twelve new semiconductor firms were launched around San Francisco. Most of them, either directly or indirectly, were spinoffs of Fairchild Semiconductor Corporation, which has already had a rich spinoff history. In looking into this recent spinoff episode, senior editor . Nilo Lindgren . asks whether we may not be seeing the first signs of a fundamental change in the way business is conducted in this country.

From the traditional point of view as to how new industries are formed and evolve, the semiconductor industry, now barely 20 years old, presents some puzzling problems to the industrial anthropologist.

grows fast, going through generation after generation technologically. Right now, like the computer industry which is its technological peer and natural ally, it is embarked on the realization of fourth-generation concepts. And it shows no signs of losing momentum. Indeed, one of the striking characteristics of this industry is the rate at which it spins off new small companies, and the surprising number of these that survive and grow. Despite predictions that the giants will absorb the little companies and grow more dominant (as the automotive companies did in their earlier stages of evolution) there are signs that an opposite tendency is operative.

In the past year and a half, for instance, 12 new semiconductor firms have been started in the San Francisco Bay area alone, all of them

> Deep in California semiconductor country is Walkers Wagon Wheel bar and restaurant, favored by Fairchilders for their after-work gatherings where, it is said, they oftimes hatched new semiconductor companies.





In the beginning, Shockley co-invented the transistor, and then he decided to go back home to Palo Alto where he started his own transistor company. That was the prolific seed of the West Coast semiconductor industry. Here Shockley, seated at the end of the table, is toasted on the occasion of his winning the Nobel Prize. With him in this early 1957 photo are four of the group of eight young scientists who left later that year to form the Fairchild Semiconductor Corp. At bottom left are Gordon Moore and Sheldon Roberts. At top, fourth from left, is Robert Noyce. Furthest at right is Jay Last. This year the last of the original eight founders of Fairchild left there for other ventures. Hoerni, Last, Roberts and Kleiner left in 1961 to found Amelco. Subsequently, Hoerni went on to found Union Carbide Electronics in 1964 and Intersil in 1967; when Amelco was purchased by Teledyne, Last stayed on to become a VP; Roberts went on to become a consultant and Kleinerfirst founded Edex, a non-semiconductor firm, and then began dealing in venture capital for electronic firms. Noyce and Moore left Fairchild in mid-1968 to form their own firm, Intel. Blank, the last to leave, joined Ness Industries, management and venture capital consultants in high-technology fields. Grinich, who has been teaching, rejoined Hoerni this October as an advisor to Intersil.

within a few miles of one another, and there are hints that other new companies are in the planning stage. This is not even counting a half dozen new semiconductor production equipment firms established during the same period.

Our correspondent

on the West Coast, Marion Lewenstein, whom we asked some months ago to dig out information on these new companies, reports that even in that industry, the people-in-the-know are stunned at the number of new entries into what has been from the very beginning one of the most phenomenal industries our industrially based country has seen.

You might think a saturation point would have been reached long ago. But counting the new arrivals, there are now nearly 25 semiconductor firms all in the same tight area just south of San Francisco. Why the sudden explosion of new firms? Why all in the same region? As

one looks into it, one finds that almost all of these new firms are (directly or indirectly) spinoffs of Fairchild Semiconductor. Fairchild's own Route 128. That in itself is intriguing. Motorola in Phoenix and Texas Instruments in Dallas haven't experienced a spinoff history like that. And one successful spinoff from TI-Siliconixdidn't stay in Dallas. It nestled right up against the others within cannon shot of Papa Fairchild.

One can say, of course, that the attraction of living in Bay area California is part of the answer. It is, but only part.

One

can say advancing technology is part of the answer, but that isn't all either.

One could

say that what we are seeing is merely a short-term phenomenon, soon to be redressed and normalized, but this "explanation" short-circuits certain other suggestive alternatives.

We might ask, for instance, whether or not the electronics business, as typified in the semiconductor industry, is *fundamentally* different from other businesses? More generally, we can ask whether or not *all* modern high-technology business is *fundamentally* different from the business of the past. In his book *The Limits of American Capitalism*, the economist Robert L. Heilbroner speculates persuasively that modern technology is a major glacial force changing the basic character of capitalism itself. Is it too far-fetched to imagine what we see in the semiconductor industry is a perceptible instance of such a fundamental change? Rather than living through a short-term event, typified by the trade press mind as "exciting" and "spectacular," might we already be going through the threshold of a more fundamental change whose long-term ramifications and consequences are not yet clear?

There is

some evidence to support such a view, and some of the issues pertaining to it have already been discussed in past pages of *Innovation*—e.g., the increasing mobility of our society (Bennis); the social revolutionary upheaval and need for decentralization (Goodman); the semiconductor industry is no ordinary business, it supplies "vitamins" to the whole industrial structure (J. Last); to list just a few.

If we are really in the process of such a fundamental change, what does it mean for the manager of advancing technology? How should he "read" his role?

Such speculative questions can hardly be answered conclusively, but they might be kept in mind as a frame of reference for the study of the semiconductor industry of the Bay area. We suggest that Fairchild's own Route 128 might be viewed as a case study of a more general phenomenon, the nature of which should be actively and vigorously explored.

The immediate reasons for the phenomenal growth of semiconductor companies near San Francisco are many and complex, but the character of the Fairchild Semiconductor Company, as the new president of the parent company (Fairchild Camera & Instrument) Dr. C. Lester Hogan, points out, plays a major role. The fact is that Fairchild was started by eight extremely bright young men, and they attracted to them a group of highly energetic, bright professionals, both in the technical sense and in the marketing sense. This gave Fairchild, Hogan goes on, more than its share of industry leaders who could potentially strike out on their own, and subsequently did just that.

The result of this extraordinary spinoff history is shown on the family tree. The dozen new firms started in the last year and a half are shown in color. Although the tree shows that some of the new company organizers come immediately from other companies than Fairchild, almost all at some point in their careers worked at Fairchild. The map shows the small region where the dozen new companies are located.

In the same region is Hewlett Packard Associates, a semi-conductor manufacturer, which is extraor-

dinary for another reason. It is virtually the only firm in the region with no history of spinoffs-only three individuals have left the company so far as anyone knows. The answer? HPA has always had a strong policy of making their people feel comfortable and necessary to their job. Further, long before it became fashionable, the company had stock option plans that extended far down into the company, to the level of some factory workers. (In the past, Fairchild had no such stock options.) Although HPA is beginning to get big and unwieldly now, and there begins to be dissatisfaction, the image hangs on-"Hewlett Packard people stay."

Although the story of the "original eight" founders of Fairchild Semiconductor has been told many times by people in the electronics industry, the highlights need recapitulation here. In 1955, a half-dozen years after his co-invention of the transistor at Bell Telephone Labs, Dr. William Shockley left the Labs and after a brief flirtation with Raytheon in the East, returned to his native Palo Alto to start his own company, Shockley Transistor Corporation. That, in fact, was the beginning of the semiconductor industry on the San Francisco peninsula. Shockley was successful in attracting many really bright physicists and engineers, but was not so successful in his personal relations with them. This was one of the factors which (less than a year after he won the Nobel prize for his work leading to the transistor) helped lead to the departure of the group of eight who founded Fairchild Semiconductor in Mountain View, California. That was in September 1957 with the backing of the Fairchild Camera & Instrument Corporation whose headquarters are on Long Island. The eight founders were Victor Grinich, John Hoerni, Jay Last, Sheldon Roberts, Eugene Kleiner, Julius Blank, Gordon Moore, and Robert Novce, who two years later, in 1959, was put in charge of the Fairchild Semiconductor operation, and who managed it over most of the time of its spectacular growth.

The recent activities of the eight founders, who have now all left Fairchild, are summarized in the Shockley photo caption. One might note that the eight have alone been directly responsible for the formation of at least five new companies since Fairchild, although only three men-Noyce, Moore, and Hoerni -are still directly involved in semiconductor manufacturing. The original Shockley Transistor Corp. meanwhile was bought by Clevite in 1959, then by ITT in 1965. ITT moved the R&D work to Palm Beach, Florida, in 1968, and shut down Shockley's Palo Alto facility in 1969. Shockley himself moves between Stanford University, Bell Labs, and other non-semiconductor activities

Though Fairchild grew fast after the breakaway from Shockley in 1957, it experienced its own first spinoff in 1959 when E. M. Baldwin left to form Rheem Semiconductor; and then in 1961, four of the original eight—Hoerni, Last, Roberts, Kleiner—formed Amelco. This was quickly followed by the formation of Signetics also in 1961, of Molectro in 1962, and of General Micro-Electronics in 1963, all out of Fairchild. Of the original eight, Hoerni must surely be the most restless or driven—since forming Amelco in 1961, he has gone on to form Union Carbide Electronics in 1964 and Intersil in 1967.

In retrospect, considering these and other subsequent spinoffs, one could conclude that the semiconductor industry (besides being what it is—one of the most competitive, gut-eating industries going) has also been one of the most unusual and spectacular schools of technical management in this country. It should be remembered that Shockley and the men he attracted were scientists, trained at a time when scientists expected to be just that, and before the tremendous financial rewards of semiconductor theory had become overpoweringly evident.

When Noyce,

for instance, was made manager of Fairchild's operation, he was only 32, he had no management experience, and more than that, some reluctance to become one. He resisted going with the defecting group at first, though he was prevailed upon. And when he was offered a management position, he took it partly because of an incident that had occurred during his work with Shockley. During the clashes that had gone on there, Shockley had conducted a straw vote among his thirty or so colleagues, asking who among them they believed would be the best technical leader. Everyone voted for Noyce! That expression of confidence persuaded Novce, when the time came, that he should step into the position of making decisions and being responsible for them.

When Noyce and Moore

left Fairchild in July 1968 to form a new company, followed not much later by the last of the original eight, Julius Blank who joined Ness Industries, it marked, in the world of electronics, the end of an epoch.

Noyce's departure was duly observed by the investment world. Fairchild stock took a sharp dip, the electronics and financial communities spawned rumors faster than the production lines turned out new semiconductor circuits, and Fairchild lived for the space of a breath without a leader. Then, C. Lester Hogan was lured away from Motorola by Sherman Fairchild to become the new president of Fairchild Camera & Instrument Company, and hot after him came some of his erstwhile Motorola colleagues and an enormous lawsuit which is still to be settled.

It was not long before Hogan made his presence felt at Fairchild. From the outside, there was clearly, as the stories of departures and new appointments made the news, a lot of reorganizing going on as Hogan reshaped the company. From the inside, as Hogan studied the internal economics of the Fairchild operation, a fascinating insight emerged. Hogan discovered, in the retrospective of the records that in May 1965 there was an abrupt change for the worse in all the internal records-in sales, production, and so on. That sharp break came in exactly the same week that Noyce had left active management to act as a vice president of the parent company in the East! It showed, in Hogan's view, how brilliantly strong Noyce's command was of the semiconductor operations. Both Hogan and Noyce have concurred in stating that certain important changes were needed in Fairchild about that time. Hogan testified, "Bob Novce made my job easy for me. He had already done all the hard things that needed to be done in building Fairchild, and he left the easier part for me."

Among other things, in fact, Hogan was able to attract some top quality semiconductor professionals who had not previously been at Fairchild. From Hewlett Packard, he got M. M. John Atalla; from Bell Labs came James Early; from Stanford came John Moll, a full professor.

Meanwhile,

Bob Noyce and Gordon Moore had gone on, last July, to form their new company, Intel, as had been rumored, a company that almost everyone predicts will be as successful as was the original Fairchild. With its first products just coming into the market ("right on schedule"), Intel projects at least \$25 million in sales within the first five years. Some people think they might do twice that. Noyce believes they will build up a \$100-million business "over a period of time."

Moore, Intel's vice president, stresses that although there is lots of room for specialization, and therefore room for new firms, the only way for a semiconductor company to stay in the mainstream is to get big. Yet, with the change at the top of Fairchild, which all (including Noyce) agree is for the best, the parent company is expected to remain a major and alert contender in the semiconductor business. Can there be two companies of the same great size in the same business? Much less 12? What are the chances of these new spinoffs? The early rash of Fairchild spinoffs, in 1961-63, arose partially because many key people (including four of the original founders) felt frustrated by the increasing bigness of the company and by the refusal of the conservative Eastern headquarters to give stock options or profitsharing. One of Hogan's first acts, in fact, was to pass along a greater share of the action down through the lines with stock options. But the new spinoffs do not seem to come from dissatisfaction. Rather the reverse. The evolving technology of semiconductors is once again opening up handsome new opportunities.

Generally speaking,

the spurts of real growth in microelectronic firms have come with breakthroughs in technology. For instance, Texas Instruments succeeded with its initiation of silicon transistors, Fairchild with the so-called double diffused and planar techniques, and Siliconix with so-called junction field effect transistors (FET's).

What is happening today in the semiconductor technology is potentially of a different order. As one looks at the new companies emerging, one could break down their product lines into two rather traditional categories-those that are going after different specialized segments of the market, and those that are exploiting the forefront technology to go after the colossal computer market. The latter category includes the so-called MOS (metal-oxidesemiconductor) and LSI (large-scale integration) technologies. The name LSI refers to the semiconductor chips that hold an enormous number of circuits rather than just a few components. For instance, one of the first products being developed by Intel is an entire 256-bit memory that goes on a chip 1/10th of an inch on a side! A great deal is expected in the field of

advanced semiconductor memories for computers, especially if computer manufacturers do some redesigning to take advantage of such circuits.

What this means is that as computers become larger and faster, the standard concepts of their architecture are changing. It is said that the use of small, fast, more expensive semiconductor memories to act as buffers to assist the core memory could increase the performance of existing core memories by as much as 300%. More attractive, but perhaps further away (as volume production drops the cost), is the use of semiconductor components for the core memories themselves. Thus, there is a push in the new small companies to perfect semiconductor memories and to persuade computer manufacturers of their advantages. An-

other enormous new market growing out of the advancing technology will be for light-emitting devices, which the experts believe will find many possible uses (in digital readout, and so on).

But there is an aspect of the advancing semiconductor technology that goes even beyond these traditional directions, as vast as they are. The plain fact is that hardly anyone (in all the other industries outside the semiconductor field) really grasps the enormous amount of electrical circuitry he now has available to him "on the head of a pin." That is, LSI's, or even smaller units, can undertake tasks in industries that never before used any electronics—all kinds of industrial machinery, for instance, could be redesigned for greater effectiveness and controllability through the incorporation of what amounts to the "intelligence" functions of LSI. Automobiles will certainly use more such microminiaturized functions—small cheap computers for safer driving, and the like.

This penetration of the semiconductor technology into other industries is really just beginning. It is going to require much "custom" designing of integrated circuits, and the redesigning of industrial (and home) equipment, but the semiconductor industry is consciously mobilizing itself for precisely this end. The consequence of this twin thrust-of semiconductors and computers-is that the Second Industrial Revolution (that of integrated information functions in all machines) that Norbert Wiener predicted 20 years ago is fast upon us (maybe in light of recent events, we should call it the Age of Electro-Aquarius).

In any event, much of the explosive spinoff and reorganizing within the semiconductor industry may be regarded as partly symptomatic of as a broadening of aims allied to a consciousness of specific new markets.

But what do the new company founders say about themselves? Let's take a quick look in the next three pages.

Semiconductor Country: an Overview

Within the San Francisco Peninsula area, semiconductor firms are moving southward. Palo Alto, the initial location for Shockley and early Fairchild, is 35 miles south of San Francisco. Twenty five or more semiconductor facilities are located in this one small area. The furthest from one another is probably only 17 miles . . . 20 at the most. Many are only 1/4 mile off the extensive and swift freeway system, the furthest from a freeway is about 11/2 miles. Airport connections, also important to the semiconductor industry, are excellent. San Jose has a growing airport; San Francisco has worldwide service; and fast helicopter service links up the major points of the whole Bay area.

As the population increases in this area, all the newcomers who moved from crowded Eastern seaboard locations see some of the same problems of transportation, smog, hustlebustle they thought they had left behind. So the impulse is to move down toward San Jose where there is more open, cheaper land and fewer people. Some communities-like Sunnyvale's Science Industry Park and Santa Clara's Space Park-are trying to attract more of the electronics industry. The executives of the many semiconductor companies live mostly in the plushier areas west of Palo Alto -the Los Altos Hills, Saratoga, Portola Valley-where it is easy to commute to Santa Clara, Sunnyvale, Mountain View.





1. Advanced Memory Systems, Inc. is aiming mainly at developing socalled bipolar memory semiconductors, the technology in which the founders have had the greatest combined experience. This area, the founders feel, is not being properly served now. Also, there is less existing competition in the system area, so these people are using designers with computer experience to come up with customer-oriented products. The staff held middle management positions in advanced technology in their previous firms.

Founders:

Robert Lloyd, president-formerly with IBM, manager of memory device development Jerome Larkin, vp marketingformerly with Fairchild, IC product manager Brent Dickson, vp manufacturingformerly Motorola, manager LSI production Drew Berding, vp engineeringformerly IBM, manager high-speed memories Charles Fa, vp technology-formerly of Collins, Newport Beach, manager IC technology Capitalization: private plus two mutual funds **Employees:**

40 total; about 25 engineers



2. Advanced Micro-Devices, Inc.,

whose entire group of founders came from Fairchild, is considered to be most "market oriented" of all the new startups. The firm will specialize in medium scale integrated circuits (MSI) (both linear and digital types), and will emphasize its processing capability to distinguish itself from the big firms who can offer low costs through mass production. MSI complex linear and digital circuits, which are difficult to build, depend more on the kind of customized engineering that a small company can provide.

Founders: (all formerly of Fairchild) Walter J. Sanders, president

Waiter J. Sanders, president Jack Gifford, vp marketing and business development John Carey, vp complex digital integrated circuits Larry Stenger, vp complex linear

circuits Edwin Turney, vp sales & adminis-

tration Jim Giles, director linear circuit

engineering

Frank Botte, director linear circuit operations

Sven Simonsen, director complex digital engineering

Capitalization:

investment houses and banks from both Coasts and Europe

Employees:

11 at present; expect 50 by 1969, about half of whom will be professional staff



3. Avantek, Inc., which was started four years ago to produce broadband microwave components in microelectronic configurations, has launched its Micro Integrated Circuit Division to fulfill the need for highly specialized, exotic devices that the large companies are pretty much ignoring. Thus, by satisfying its own need for high frequency, high gain, low noise microwave transistors, amplifiers and oscillators, and by keeping pace with developments in other microwave areas, the company can take advantage of a growing advanced equipment market of other users as well. Because it had no semiconductor background, Avantek lured Dr. Yozo Satoda from Hewlett Packard Associates and Dr. Andrew Anderson from Texas Instruments to head up the MIC Division. Founders:

Lawrence Thielen, presidentformerly of Applied Technology and Ampex

Dr. Yozo Satoda, manager MIC division—formerly of Hewlett Packard Associates Dr. Andrew Anderson, manager active devices—formerly of Texas Instruments

Capitalization:

Avantek (founded 4 years earlier) is parent firm



4. Cartesian, Inc., which was phased out of a mask-making company

affiliated with Electromask, Inc. It will engage in circuit wafer fabrication and LSI masking for those other firms that can design and test their own circuits. What Cartesian offers is lower cost for mass production of LSI devices through low overhead and without high-priced circuit designers. Part of Cartesian's "talent" philosophy is to look not for supermen, but to get competent middle management from older firms where such men have no access to stock options. Founders:

Gerald M. Henriksen, chairman of the board and current president of Electromask, Inc.

Robert Cole, president—formerly of Philco-Ford General Microelectronics, earlier with Fairchild then with Cartesian Corp., an affiliate of Electromask, Inc. Daniel R. Borror, vp—formerly of GME, before that Fairchild, then on to Cartesian Corp. Capitalization: investment banking

Sales:

several hundred thousand—June 1970;\$2 million—June 1971 Employees:

12; 35-50 projected within a year



5. Cermetek, Inc., will concentrate its products on high speed, high voltage hybrid devices with high reliability, a field in which designerfounder is said to have no competitors. For instance, the firm now has a high-speed clock driver for MOS circuits that is said to be unique. The company expects to keep a lead in mass production of hybrid MOS devices (nearest competitors are Signetics and National Semiconductor) through a licensing arrangement whereby Components, Inc. (located in Maine and in Phoenix) will produce Cermetek designs, a mode of operation that Fairchild and other firms practiced in the past. Founders:

Samuel A. Schwartz, presidentformerly design consultant to Fairchild, ITT, and others-also research scientist with Lockheed Missiles and Space

James Charnes, executive vpformerly with components division of Sprague Electric, before that with Burroughs Corp.

Dr. Bernard Jacobs-formerly of General Instruments, now resigned from Cermetek

Capitalization:

privately held, and through investment firms; probably go public in year or two

Sales:

\$4 million by October 1970 Employees:

55; 200 projected by end of second year



6. Computer Microtechnology, Inc. will aim at the area that is clearly going to be the biggest future market and that is also going to be most competitive—computer memory devices. In a big and growing market, president F. J. Megan argues that there will be no single source and that all companies will get their share. Those who have a good grasp of the memory technology and who are (as the currently popular phrase describes them) "people sensitive," believe that it "will be hard not to be a success" despite the competition. Founders:

Francis J. Megan, president formerly of ITT, Florida John Schroeder, vp process development—formerly of Fairchild John Schmidt, vp engineering formerly of Fairchild Charles Ellenberger, vp management—formerly of Fairchild

Capitalization:

personal from founders, some seed money from other personal investors and investment sources Employees:

35; 100 within a year



7. Intel, Inc., started by Noyce and Moore from Fairchild, will push hard with LSI varieties of advanced memories. These men expect that by concentrating on memories, these products will get cheaper and better, and that Intel will keep a lead on the giants like Fairchild, Motorola, and TI, whose efforts are more dispersed. Although Intel is expected to grow fast, it is significant that Noyce was partly motivated to leave Fairchild because he prefers keeping closer touch with the laboratory research, which is easier in a small company atmosphere. He sees the small company as allowing more "human involvement," as well as providing the chance to make big money. Noyce and Moore both indicate they were getting stale in their old jobs, and uncomfortable as the situation at Fairchild changed, so that they felt a loss of loyalty from both above and below. Now, with Intel, these men can explore a major new market opportunity with the decision-making power in their own hands.

Founders:

Dr. Robert Noyce, president-

formerly of Fairchild

Dr. Gordon Moore, vp-formerly of Fairchild

Capitalization:

personal investment, principally by founders but otherwise from a few other people in the firm and other private sources

Sales:

\$25 million projected within 5 years Employees:

125 by September 1969



8. Monsanto Co., headquartered in St. Louis, which has a background in developing materials used in photo emitting devices, is now setting up an off-shoot called Electronic Special Products. The company will concentrate its product line on photo emitting or photo-optic electronic devices. Not only is this product new but so are its applications. However, the market projection is \$300 to \$500 million/year within ten years, and Monsanto is a strong bidder for a healthy share. Like other established companies who have come to the San Francisco Bay area. Monsanto has the same reason -this is where all the high technology people, where new developments are assimilated virtually by osmosis at cocktail parties and the like. George M. MacLeod, general manager of the new operation, as a big company representative must struggle with a conservative Eastern management to supply the motivation other small new companies can offer top professionals (i.e., stock options). But he has an alternative in his deck: He is setting up each area of research in light emitting devices as a miniature business setup, with its own R&D, its own marketing, and so on.

Founders:

New division of Monsanto, George M. MacLeod is general manager Capitalization: parent company Employees:

25 including 15 professionals



9. Nortec Electronics, Inc., whose president Robert H. Norman was one of the founders of General Micro-Electronics in 1963, and who was with Fairchild before that, will specialize as fabricators in MOS and LSI production. Rather than compete with Fairchild, Signetics, Amelco, and others, the company will use its customers own designs rather than generating its own proprietary circuits. With the mask provided by the customer's engineers, Nortec will make the wafer,

dice, or package. In practice, this differs from Fairchild custom work, for example, in that Fairchild works out the complete configuration and then fabricates it. The customer must reveal proprietary information about his end product and then pays a markup on engineering time as well. With the ever widening use of semiconductor circuits, there has been an increasing need for semiconductor fabricators who will work to a customer's mask, and there are, as well, an increasing number of companies that have staff engineers who can design circuits for MOS or LSI production. (Hewlett Packard, Incidentally, started its internal semiconductor operation to protect its proprietary information. At first it sold most of its production within the company, but has progressively increased external sales, and now is one of the top five semiconductor producers in the San Francisco area.)

Founders:

Robert H. Norman, president formerly of Fairchild, founder of GME, left there for Nortec after GME purchased by Philco Thomas L. Turnbull, vp financing formerly of Applied Technology Edgar R. Parker, vp operations formerly of GME, stayed on after

Philco purchase but went to Fairchild when GME moved east Capitalization:

individual investments, including founders

Employees:

15; 30 by end of year



10. Precision Monolithic, Inc., aims at moving fast with an initial big financial investment in order to "get to the top of the heap." Its product line, to start, consists of unusually precise analog integrated circuits for special processors and for peripheral computer equipments and special circuits for digital-to-analog converters. The founders reason that by putting together an electric capability by recruiting people from instrument, aerospace, and circuit design firms, and by bringing in people with good judgment who have not been "isolated in top management," they will help create a healthy company, where the research teams will be small and where each individual will see the results of his contributions. One feature of Precision's backing is that Bourns, Inc., an electronics components company in Riverside, California, has put up 40% of the initial investment with the option to acquire controlling interest of the firm by mid 1974.

Founders:

Marvin Rudin, president—formerly of Fairchild Dr. Garth H. Wilson, vp—formerly of Fairchild

Capitalization:

40% by Bourns, Inc., an electronics components company from Riverside, Cal.-60% private, mostly from within company

Sales: \$10 million projected in five years Employees:

11; 100 by early 1970



11. Qualidyne Corp., whose present president, H. Ward Gebhardt, was previously a founder of Intersil (in 1967), takes a tack contrary to all the other new startups. Its founders believe that it is not necessary to start out with a unique position, either technically in its products or in its potential markets. New items, they point out, are not company money-makers. For instance, Intersil, which never bothered becoming a technological leader, nonetheless goes on earning money. So, Qualidyne says, it will reverse the usual procedure in becoming a leader-it will do its technological development after it is established. This it will do by producing custom and standard sense amplifier integrated circuits for computer core memories. Most of the firm's business thus far is as a "second source" producer for devices pioneered by other companies. For the future, the company feels it has up its sleeve the capability of marrying micro-resistor thin-film techniques with linear integrated circuits, which so far no one else has been able to do successfully. Founders:

H. Ward Gebhardt, presidentformerly of Fairchild and among founders of Intersil

Dave Hilbiber, former president, now left—formerly of HPA and Fairchild William Lehrer, manager thin film formerly of Fairchild Eugene Blome, manager photo masks—formerly of Fairchild Capitalization:

venture capital and investment of founders

Employees: 35



12. Communications Transistor Corp., the newest of the new dozen, formed as of Friday, October 17th, also has three founders who have been at Fairchild, although its president, Thomas E. Ciochetti, was most recently with National Semiconductor. The new company will be located in plant space at Varian Associate's Eimac Division and will be a Varian affiliate. It will produce high frequency transistors in the UHF, VHF, and microwave range, approximately the same range served by conventional Eimac klystron tubes. Thus, it seems clear that CTC is planted cheek to jowl with its first "natural" market. Varian holds equity in the firm, and some Varian officers will sit on the CTC board. However, the officers of both companies insist that CTC will preserve its own distinct identity. Founders:

Thomas E. Ciochetti, presidentformerly of National Semiconductor and Fairchild

Robert Reber, vp-formerly of Fairchild

Thomas Moutoux, vp engineeringformerly of Fairchild Capitalization:

affiliate of Varian



Partial family tree of West Coast semiconductor firms showing (in green) the dozen new companies launched in the last year and a half. Brief descriptions of these new companies appear on later pages with a map showing their general location in the San Francisco Bay area. The main line of the Bay area semiconductor industry (in blue) runs down from Bell Labs through Shockley and Fairchild. Although this family tree shows some of the founders of the new dozen coming from companies other than Fairchild, most of them had worked at Fairchild earlier in their careers.



That's the quick rundown on the rough technological positions and philosophies of the new dozen. What are their chances for success?

Knowledgeable insiders in the semiconductor industry say that Intel (7) will "absolutely" make it, for not only are Noyce and Moore technical geniuses, but they have their already spectacular track records at operating a company. Cartesian (4) has a smart formula, but there is some doubt about how large it can grow. Monsanto (8) seems a good bet on the basis of its unusual technology. Avantek (3) may become leaders in a specialized area and financially lucrative, but not likely to become giants. Advanced Memory Systems (1), Cermetek (5), Computer Microtechnology (6) are all given a "reasonable chance" on the basis that they have the ingredients for success. Precision Monolithic (10) is thought to have smart enough leadership, though the firm may not be specialized enough. Nortec (9) and Qualidyne (11) are looked at dubiously mostly because they lack high-technology capability, and it is pointed out that Qualidyne's "reverse" formula has not previously succeeded in the semiconductor industry. Most uncertainty seems to register on Advanced Micro-Devices (2).

That is, of course, only one set of starting odds on the new dozen, and they leave out certain interesting possibilities. For instance, the general feeling in the semiconductor community in the West is that the market is so bullish for the evolving MOS technology, the diversification of products in light of ever-widening applications creating room for all, and the semiconductor memory business so staggering in its potential, that it will be hard for anyone with any competence to lose. Even if all these firms are not around five years from now, the founders, it is said, will have made money by selling out to others. Certainly, the new firms with big parent backing (who hold options to buy controlling interest later) fuel this image. The Westerners think of Raytheon's acquisition of Rheem and Philco-Ford's acquisition of General Micro-Electronics.

So, it is

said, no one will lose, for all these people are competent. As one founder said, "We all know each other, and we all respect each other's capabilities." But only a few, it is assumed, will really make it big. And no matter what they all say about their motives—the challenge of going after new markets, the ego satisfaction in being top dog, the excitement of risk-taking where the potential for reward is good, the pleasures of a small company—there is little doubt that the prime motive for most is the potential financial reward.

However, the situation is also read more darkly by some observers. They feel that some of these new companies are being deliberately set up for luring in public money, and that the founders will sell out, enriching themselves and leaving others to hold the bag. Said one long-time industry observer, "Most of these companies are parasites, the modern day equivalent of gold-mining stocks." Little companies, he says, do have a real economic function in developing markets for a radically new technology like holography. But when a technology is mature, he concludes, as it is with semiconductors, there is a real question as to whether the little company is performing a socially useful function.

Why the semiconductor industry should have grown so strongly on the San Francisco peninsula has been partially answered and has been partially self-evident. The

obvious reasons that everyone cites, once Fairchild's germinal role is acknowledged, is that besides being a pool of major talent, it is the best region for recruiting lower levels of personnel such as senior technicians, laboratory workers, assembly workers (mostly girls), and so on, who would be expensive to move across the country the way engineers are. The availability of support people with 5 to 10 years' experience in such work as machine tooling for dies, saves new companies lots of training time. Moreover, it is easier to lure such workers to change jobs because they know they can always get another job in the same locale if the new company fails.

On top of this

is the availability of materials and equipment-vendors of vacuum equipment, silicon and industrial gas (clean nitrogen, for instance, is hard to get in regions where winters are snowy). Because the vendors are familiar with the problems of the semiconductor customers, they are able to offer better services.

Also, Richard Lee, president of Siliconix, notes the influence of the University of California, Berkeley, and Stanford. Between the two, they are probably doing the leading solid-state work in the U. S., Berkeley being strongest in solidstate applications while Stanford is strongest in original development.

On that point, Robert Noyce points out that it was after the original success of Fairchild that the two schools became important supporters of the technology. If the Shockley-Fairchild ventures had not brought an influx of people interested in the field, Noyce believes the two schools may not have become the solid-state leaders they now are.

Not so ob-

vious is the existence of a strong financial community that has confidence in the semiconductor industry. Because of the existence of past winners, there has been bred a sense of confidence among investors as well as among professional employees.

Still less obvious to the outsider is the atmosphere of mutual help that pervades the peninsula and that is beneficial to the new company. One new company founder (James Charnles of Cermetek) said, "If I need something, I know I can walk
over to Fairchild and get help." Unless one is directly competitive with another firm, one can get aid even from a relatively competitive firm.

Everyone in fact speaks of the enormous camaraderie in the region. Despite their being competitive on a business basis, and their business willingness "to wipe someone out," the high-technology people mix frequently socially, exchange ideas, and have a genuine high regard for each other. Most of the top management people from different companies are social friends. Said one, "It is not like GE and Westinghouse top management who are not likely to become close personal friends." One

fact certainly stands out. Most of the people are ex-Fairchilders, but not even those who were forced to leave Fairchild recently seem to have anything nasty to say about Fairchild or Lester Hogan.

Hogan himself has been struck by this since his arrival, and he was unprepared for it. He sees a number of reasons behind it. For one thing, over the years of working together, many friendships have developed. When you see people, even rivals, in relaxed social conditions, Hogan says, you learn to like their human qualities. You learn to assess their strengths and weaknesses, and you know in what areas they will likely succeed and likely fail.

Another factor is the geographical closeness, with many industry people living and working nearby, so that encounters are frequent. It's hard to build up images of "the enemy," Hogan remarks, when you see someone often. In contrast, when you are isolated, as you would be in Phoenix or Dallas, for example, without frequent contact with your competitors, it is much easier to build false images.

There is, too, a family feeling among semiconductor people, and Fairchild is the father. That's why, Hogan says, they don't speak harshly of Fairchild—it would be like attacking their father. This is confirmed even by some new-firm founders who were displaced by Hogan. If they were to continue working for a salary, they say, they would prefer working at Fairchild rather than any other firm because the parent company, with its big resources, allows an individual more flexibility in research and a chance to be creative.

Why then don't they go back to Fairchild when the new venture sours, say, through personality conflicts? Says one man who has started more than one firm: "A certain momentum builds up. When you have started one successful firm, it is difficult to go looking for a job. There is a tendency to regroup with other people and start yet another firm." Pride is certainly an ingredient-a man with enough ego to launch his own company is not going to find it easy to admit failure. Another reason, of course, is that even stock options in another company are not as attractive when you get a taste of the potential financial rewards by starting your own.

One must also look at the other side of the picture: Why didn't new industries spring up around Motorola and Texas Instruments? One reason given is that Phoenix and Dallas are not nearly as attractive places to live, the climate is too hot, and so on.

A case in point is Siliconix, Inc., whose principal founders, all from TI, chose to emigrate to the Bay area rather than stay in Dallas, both because they personally preferred it and because they knew it would be easier to get the high technology people they wanted to move from the East or Midwest rather than the reverse. Whether

climate and the metropolitan attractions of San Francisco were the prime movers or not, the fact remains that Motorola and TI never could attract the number of high calibre, high technology people that Fairchild did. In the semiconductor community, those companies were considered too mundane and were unable to attract many "genius personalities." But Fairchild started off with so many of the bright, creative types who had the urge to do it on their own that they started a chain reaction that now reaches down even to mediocre people. "If so-and-so can do it, so can I," is virtually a slogan of the Bay area companies. The aura of Fairchild accomplishment hangs on.

But there are gnats in semiconductor paradise too. Some professionals are sometimes reluctant to move West because the Bay area has a high cost of living, is smoggier and more crowded than other regions, and has a reputation for more hippies, more drugs, more unrest among the young. They do not wish to expose their children to "immoral" California. But this reluctance is exhibited virtually always from Midwesterners, not from those on the East Coast.

A persuasive aura of well-being comes through all the descriptions of the Californians. It is almost enough to make an Easterner bolt for the semiconductor paradise, especially as winter dulls the skyline of New York and the icy slush impedes progress along the sidewalks. But then, New York is the publishing capital of the U.S. gathered tightly on the small island of Manhattan. Everyone knows everyone, and even competitors meet often socially. There are publishing spinoffs, and new magazines like Innovation are started. There is an esprit de corps and ... well ... a common sense of superiority. The real "professionals" in any field, one supposes, are the ones who enjoy doing what they are doing.

And what they are all doing together is an open-ended proposition. An evolutionary (or perhaps revolutionary) process has been set in motion, in which all groups in society seek participation, and the outcome of which is yet to be crystallized. For the short run, it is certainly not stability.

This article is reprinted from Innovation, the journal of The Innovation Group. It is published for the Group by Technology Communication, Inc. Purpose of The Innovation Group is to advance the art of managing technology. It has been organized by Technology Communication, Inc., to include men who manage the work of scientists and engineers, executives of public and private organizations in which technology plays an important part, and other people who are concerned that changes in technology be skillfully managed. Activities of the Group include: publication of its journal, Innovation; development and distribution of books, reports, films, and tapes on topics important to technical managers; conduct of workshops and seminars; arrangement of direct contacts among members of the Group.

Annual dues for charter members of The Innovation Group are \$75 per year.

Address applications for membership or requests for information to The Executive Director, The Innovation Group, 265 Madison Ave., New York, N. Y. 10016.



Many of the needs for lightweight and compact packaging that cannot be met with monolithic integrated circuitry are now possible with hybrids. Hybrids fill the needs for microminiature devices that are presently beyond the range of monolithic technology. Design functions such as flexibility in component use; tight electrical tolerances; high voltage requirements; and power dissipation that are difficult in monolithic design, are now easily obtainable in hybrid devices.
The following pages discuss how we can help solve problems you encounter with lightweight and compact packaging with a broad range of hybrid products now available in mass production. If your application does not appear to be available in a standard hybrid, the Design Guide section of this brochure explains how to quickly determine if your circuitry is feasible in a custom device.

Selecting the Right Manufacturer

If you are in the market for any type of hybrid product, the following are most likely your primary considerations in selecting a manufacturer:

Capability Is the manufacturer capable of delivering what you need, when you need it, in the quantities that you specify?

Reliability or Quality Can you rely on the fact that each hybrid shipped to you measures up to your electrical and mechanical requirements?

Economy Quality doesn't necessarily mean high cost. Does the manufacturer have facilities to produce the hybrid you need as efficiently as possible?



How We Can Help You

Here are a few reasons why Fairchild is particularly qualified to deliver the hybrid devices you need, when you need them, at a competitive price:

☐ Fairchild specializes in manufacturing semiconductor products. Since we manufacture all of the active components used in hybrids, we can more readily meet hybrid delivery schedules, and you can be sure that the hybrid circuit designed for you employs the most sophisticated products and design techniques.

We have a broad selection of assembly and testing facilities designed specifically for high volume hybrid production.

☐ We have one of the largest hybrid manufacturing facilities in the world, with an equally large testing capacity.

Standard and Custom Products

Fairchild offers a broad selection of standard hybrid devices such as a high current, high frequency driver; high impedance, wideband DC amplifier; analog switch; etc. (the complete line of standard products is explained in detail in another section of this brochure, others will be announced as they are released).

Possibly you have a variation of one of these devices, or you don't see the function you need. If this is the case, our custom products engineers can help analyze your requirements. In semiconductor devices such as hybrids, quality must be built in it cannot be tested in. To show how we build in quality, a brief tour of our plant has been prepared for you in the following pages.



HOW HYBRIDS ARE MANUFACTURED

Dice Testing and Inspection

The most important building block of hybrids, the die, or chip, is first tested while still a part of the silicon wafer. A programmed tester automatically tests, and classifies each die, thus assuring required electrical tolerances. Each month, Fairchild's hybrid section tests over three million dice, and stores more than ten million in a nitrogen atmosphere ready for use on the assembly line.



Because Fairchild manufactures its own wafers, we can afford to select the most suitable dice for each product.

After testing, the wafer is scribed and broken into several hundred dice. The dice are sorted, cleaned, and visually inspected with a high power microscope by trained personnel.

Personnel Training

Personnel efficiency is an important feature of Fairchild hybrid production. Assembly line operators participate in a training program that explains the significance of specific production line duties in relation to the overall function of hybrid production.

Under the direction of a training specialist, each operator trains for a specific duty such as inspecting dice for defects in masking, etching, scribing, or a phase of assembly, such as die attach or lead bonding.

Our Quality Assurance group requires that each operator performs her duties at 100% accuracy before joining the production line.



Substrate Preparation

Electrical connections with proper resistances are provided between each die in a hybrid with either a thick film or thin film conductor, printed directly on the substrate (a dielectric material to which the die is attached).



The amount of electrical resistance is determined by the cross section of the film connection. The thick film is fired onto the substrate with a resistance tolerance of 20%. Existing techniques permit testing and trimming to $\pm 1\%$ tolerance.

It is economically and technically significant to you, the hybrid buyer, that your manufacturer has the facilities for both thick and thin film substrate preparation. Most manufacturers handle only thick film which is less expensive to mass produce, but in some applications it is also less accurate.

In addition to handling both processes, Fairchild is one of the few manufacturers capable of combining both thick and thin film technologies in one package. This combination of production techniques allows the most reliable and economical method of hybrid assembly.

The Design Guide provides a summary of design possibilities with our thick and thin film applications.

Die Attach and Lead Bonding

After the thick or thin film interconnection pattern is prepared on the substrate, the dice are attached, and the leads bonded with the gold ball technique. In addition to gold ball bonding, we have an aluminum ultrasonic bonding capability primarily for radiation environments.





When the lead bonding functions are completed, the bonds are closely screened to ensure good workmanship. The package is then given a vacuum tight seal.

Testing

After the hybrid is sealed, it is subjected to a series of environmental and electrical tests before shipment to the customer. The nature and extent of these tests depend on customer specifications. Here are a few examples of environmental and electrical tests, all of which conform to military standards:

Environmental Tests

Gross and fine leak tests assure a vacuum tight seal. For gross leak testing the device is emersed in a clear, hot oil and inspected for escaping bubbles caused by gas expansion within the package. Fair-child's RADIFLO method checks for fine leaks up to a 10⁻⁸ torr.



Other available high reliability environmental tests assure electrical stability of the device after undergoing shock; vibration fatigue; variable frequency vibration; and centrifuge.

Electrical Tests

Most electrical testing is performed on the Fairchild Series 500 tester; or the fully automatic Series 4000M with special test adaptors.

The Series 500 tester performs small signal tests on transistors, diodes, and zener diodes. Capabilities include GO/NO-GO decisions, single or dual limit testing, programming and data logging, as well as high power and high sensitivity measurements.

The Series 4000M tester, with data logging capability, tests all major DC parameters; and a sample plan covers switching time tests providing up to 100 tests per second. Programming the 4000M tester with an "adding machine" type keyboard permits rapid programming flexibility usually found only in discrete device testers. Multiplexing a number of separate test stations and testing programs permits high volume production testing on a wide variety of devices. This combination of speed and flexibility makes Fairchild's hybrid testing operation unique in the industry.



The burn-in process, available as an option, is a combination of environmental and electrical testing which subjects the device to various thermal environments while it functions electrically for a specified length of -time.

Fairchild's hybrid testing department is equipped to provide these and many other optional testing requirements.

When all enviroimental and electrical tests are completed, the device is given a 100% visual inspection; is classified, marked, and prepared for shipment.

Quality Assurance Programs

From testing and selection of individual die until your manufactured hybrid devices are packed and ready to ship, the Quality Assurance Department ensures that the detailed requirements of your specifications are complied with.

Operating independently of production, QA establishes a system of tests and inspections that are an integral part of the production program.



The following diagram summarizes the manufacturing process you've just reviewed and shows how QA tests and inspections are involved at every critical phase of manufacturing, assuring that reliability is built in to each device:



Standard Products

The following standard hybrid devices are presently in high volume production, available off distributor's shelves. The electrical specifications stated are typical values.





DTul High Power Driver

SH2002

LOGIC FLEXIBILITY LATCHABLE 4 INPUT NAND WITH INHIBIT (NOR) INPUT HIGH CURRENT CAPABILITY ... UP TO 150 mA HIGH VOLTAGE CAPABILITY ... 40 VOLTS LV_{CEO} INPUTS CCSL COMPATIBLE -55°C TO +125°C TEMPERATURE RANGE

APPLICATION

Core, Cable and Lamp Driver

ABSOLUTE MAXIMUM RATINGS (25°C Free Air Temperature unless otherwise noted)

Voltage Applied to Pin 10	
(continuous)	+8.0 Volts
Input Reverse Current	1.0 mA
Voltage Applied to Pin 8	
(continuous)	+40 Volts
Voltage Applied to Pin 10	
(pulsed \leq 1 second	+12 Volts
Storage Temperature -65	*C to +150*C
Power Dissipation	
(Derate Linearly to +175°C)	800 mW

STANDARD PACKAGES TO-100 10 Lead Flat Pack

Logic Diagram





Storage Temperature Temperature (Ambient) Under Bias V_{CC} Pin Potential to Ground Pin Voltage applied to Outputs for High Output States Input Voltage

STANDARD PACKAGE 3/8" x 3/8" 14 Lead Flat Pack

Logic Diagram



-65°C to +150°C





SPDT Analog Switch

SH3002

INPUTS CCSL COMPATIBLE LOW FEED THROUGH SPIKES ON THE OUTPUT TYPICAL tm - 120 ns

APPLICATIONS

Scanning Multiplexing Series Shunt Choppers A/D Conversion Single Pole Double Throw Relays

ABSOLUTE MAXIMUM RATINGS (25°C Free Air Temperature unless otherwise noted)

Maximum Temperatures		
Storage Temperature	-65°C to +150°C	
Operating Temperature	-55°C to +125°C	
Maximum Power Dissipation		
at 25°C Case	500 mW	
at 25°C Ambient	350 mW	
Maximum Voltages and Curren	nt	
V. (Pins 1, 2, 8 & 9)	±10 V	
V _{est} (Pins 3 & 7)	±10 V	
V+ (Pin 10)	+11 V	
V- (Pin 6)	-22 V	
I'm lout	100 mA	
V _{switch} (Pin 4)	±6 V	
STANDARD PACKAGE	State of the second	111-1
TO-100		
	Toron the the	110
	A - 144	
Schematic Diagram	in ter Tom	
		K
	Together The	

PNP Quad Core Drivers SH6400, SH6401, SH6402

 HIGH VOLTAGE
 UP TO 50 VOLT LV_{CEO}

 HIGH CURRENT
 UP TO 1.0 AMP

 FAST SWITCHING
 25 ns (TYP) t_{on}

 65 ns (TYP) t_{off}

 COMPACT PACKAGING
 4 TRANSISTORS PER PACKAGE

ABSOLUTE MAXIMUM RATINGS		Flat Pack &	
Maximum Temperature		Ceramic DIP -65°C to +200°C	Plastic DIP -65°C to +150°C
Operating Junction Temperature		+200°C	+150*C
Lead Temperature (Soldering, 60 time limit)	second	+300 0	1300 0
Maximum Power Dissipation	Flat Pack	Ceramic DIP	Plastic DIP

0.5 Watt

25°C Ambient Temperature

STANDARD PACKAGES 14 Lead Flat Pack 14 Lead Plastic DIP

14 Lead Ceramic DIP

Logic Diagram



0.8 Watt

0.6 Watt

NPN Quad Core Drivers	SH6500, SH6501, SH6502
HIGH VOLTAGE UP TO 50 V HIGH CURRENT UP TO 1 AM FAST SWITCHING 25 ns (TYP) 45 ns (TYP) COMPACT PACKAGING 4 TRANSIST	OLT LV _{CEO} MP t _{en} t _{en} ORS PER PACKAGE
ABSOLUTE MAXIMUM RATINGS (25°C Fr Maximum Temperatures Storage Temperature Operating Junction Temperature Lead Temperature (Soldering, 60 second time limit) Maximum Power Dissipation Total Dissipation at 25°C Case Temperature at 25°C Ambient Temperature	Flat Pack Flat Pack Ceramic DIP -65*C to +200*C -65*C to +150*C +200*C +150*C +300*C +300*C Flat Pack Ceramic DIP Plastic DIP 1.5 Watts 1.2 Watts 1.5 Watts 1.5 Watts 0.5 Watt 0.8 Watt 0.6 Watt
STANDARD PACKAGES 14 Lead Flat Pack 14 Lead Plastic DIP 14 Lead Ceramic DIP Logic Diagram	$\begin{bmatrix} c & c^{1} \\ B & c^{2} \\ E & c^{2} \\ E & c^{2} \\ B & c^{2} \\ C & c^{2} \\ \end{bmatrix} \xrightarrow{14} c \\ c & c^{2} \\ B & c^{2} \\ B & c^{2} \\ B & c^{2} \\ C & c^{2} \\ \end{bmatrix} \xrightarrow{14} c \\ c & c^{2} \\ B & c^{2} \\ C $

4-Bit Arithmetic Unit

SH8080

4-BIT RIPPLE CARRY ADDITION PLUS 4 BIT HOLDING REGISTER WITH TRUE AND COMPLEMENT OUTPUTS

CCSL COMPATIBLE 32 ns CARRY PROPAGATION TIME (TYP) 1 VOLT NOISE MARGIN MILITARY AND INDUSTRIAL TEMPERATURE RANGES HERMETIC PACKAGE

APPLICATIONS

Airborne Computers Desk Top Calculators High Speed Data Processing Equipment High Speed Ground Support Equipment

ABSOLUTE MAXIMUM RATINGS (25°C Free Air Temperature unless otherwise noted) V_{CC} (pin 32) to ground (pin 16) -0.5 to 8.0 V

Inputs Voltage applied to outputs Current into low output Storage Temperature Operating Temperature

-0.5 to 6.5 V -0.5 to Vcc 50 mA ·-65°C to +150°C -55°C to +125°C° 0°C to +70°C

STANDARD PACKAGE



*At operating temperatures above +100°C, device must be heat sunk.

Custom Products

In the event that one of our standard hybrid devices doesn't fill your requirement, our custom products engineers can design the device you need, and have a prototype assembled on our Quick Reaction Line.



The QRL, a miniature version of our standard production line, is used to rapidly produce limited quantities of new hybrids. Following your request, you quickly receive a prototype of your design for evaluation.

The Fairchild engineers designing your custom device operate within the hybrid manufacturing plant, where they monitor the development of your product from the drawing board to delivery.

Custom hybrid devices at Fairchild typically fall into one of four categories:

Interface circuits—typically combining one or more monolithic IC chips with high performance bipolar or MOS switching transistors.

☐ Linear devices — linear IC chips with associated passive components. In many cases, these also contain discrete transistor chips to improve on input or output characteristics.

 Multiple transistors in a compact package.

Multiple digital IC chips.



A prototype of your custom device is promptly built and tested on our Ouick Reaction Line.

DESIGN GUIDE

This guide permits you to determine if your project is feasible with hybrid design. By doing the following preliminary work you can . . .

Immediately determine if your circuit design is compatible with present hybrid packaging techniques.

 See if required close relationships between components in your circuit are compatible with hybrid design.
 Be prepared to efficiently discuss your circuit needs with a Fairchild engineer. This means a quick response to all of your questions.

Design Rules

1 The substrate (bottom of the die) of a transistor, diode, and capacitor die is connected directly to the package substrate (metallized pad). The metallized pad therefore acts as an electrical connection. You must perform a lead bond to the metallized pad if you wish to interconnect the die with another point in the circuit.



2 The thin film resistor chips are electrically isolated from the metallized pad. This permits multiple mounting on a single metallized pad.

Layout Procedure

 List all components of your circuit.
 Use the reference table to list the approximate die size of each component.

3 Sum up the total space your dice will occupy. For most designs the total die area should be less than 20% of the space available to allow for interconnections. In some instances a total die area above 20% and as much as 50% of the space can be accommodated by special interconnecting techniques.

4 Compare your circuit's total power dissipation with the package dissipation listed on the reference table. Special heat sinking arrangements external to the package can handle power dissipation exceeding listed package limits.

5 Compare your number of circuit terminations to the available number of pins.



Package Layout Rules

1 In order to allow enough room for attaching a die to a pad, a minimum 5-mil space between adjacent dice are required.

2 It is preferable to leave a 10-mil space between adjacent dice on the metallized pad when it is necessary to bond a wire to the pad.

3 Crossing interconnecting leads over other leads is undesirable. Although the possibility of shorting is small, cross-overs are not consistent with good manufacturing processes.



Design Reference Table

COMPONENT	CHARACTERISTICS	DIE SIZE (in mils)*
Resistors—thick film	$10\Omega/sq.$ to $1~M\Omega/sq.$	40 x 40 (approx. max. size of thick film resistor)
Resistors-thin film	$10\Omega/sq.$ to 100 k $\Omega/sq.$	30 x 30
Capacitors		Maximum length 20
Ceramic	from 10 pF to 0.1 μ F	Maximum length - 50 Maximum width - 50
Thick Film	up to 1,000 pF	
Diodes		
FD100	$BV > 80 V t_{RR} < 4 ns$	20 x 20
FD200	$BV\approx 150~V~I_{F}>100~mA$ @ 1 V	20 x 20
FD300	$BV \approx 150 V I_R < 1 nA @ 125 V$	25 x 25
FD600	$BV = 80 V t_{RR} < 4 ns$	20 x 20
FD700	$BV = 25 V t_{gg} < 700 ps$	20 x 20
Zeners	V _Z 6-200 V	20 x 20
Transistors (Typical 2N ty NPN	pes.)	
2N3725	High voltage, high current switch	30 x 30
2N2222 2N2484	High speed switch	25 x 25
2112404	Low level, low hoise type	17.5 × 17.5
PNP	Web aread with h and	20 20
2N2907	High speed switch and core driver	20 x 20
2113251	RF amplifier	10 x 15
2N3962	Low level, low noise	15 x 30
LIC Circuits (Linear Integrated Circuits)		
700 Series		60 x 60
RTL Circuits (Resistor - Transistor Micrologic*)		
900 Series		40 x 40
DTL Circuits (Diode - Transistor		
930 Series	CCSL compatible	40 x 40
TTL		
Transistor - Transistor		
Micrologic*)	CCSL compatible	50 x 50
MSI		
(Medium Scale		
Integration)	CCSL compatible	80 x 80
LSI		
(Large Scale		
Integration)	CCSL compatible	140 x 140
MOS Circuits		
(Metal Oxide Silicon)		80 x 80
*Sizes vary for individual men	mbers of each family. Contact a Fairchi	ld representative for die

Hybrid Component Capability

Generally speaking, every semiconductor device manufactured by Fairchild may be used in hybrid design. In addition however, passive components and packaging also play important roles in overall hybrid capability. The following is more specific information on Fairchild's current status in these areas.

Summary of Component Capability

Resistors 100/sq. to 1 MD sq. Temperature Coefficient between $-55^{\circ}C$ to $125^{\circ}C$: $4250 \text{ ppm/C}^{\circ}$ or. $4100 \text{ ppm/C}^{\circ}$ for some cases Drift $21\%/1000 \text{ hours at } 150^{\circ}C$ storage $0r.$ $1\%/1000 \text{ hours at } 125^{\circ}C$ Power Dissipation 25 to 50 w/sq. inch Untrimmed $\pm 20\%$ Tolerance Untrimmed $\pm 20\%$ Trimmed $\pm 1.0\%$ of desired value Conductor, Gold $<0080/sq.$ inch 3 mil lines with 3 mil spacing is available Multi-layer metal (gold with glass ceramic dielectric) K (dielectric constant) = <12 Capacitors screened 100K pF/sq. inch Typical Values $100^{\circ} x \cdot 100^{\circ} = 1,000 \text{ pF}$ Dissipation factor = 1% @ 1 kc the chip capacitors range from 10 pF to 0.1, AF TOR $25^{\circ}C$ to 100 k0 Resistors Nickel chrome deposited on oxidized silicon wafers or glazed ceramics. Passivated. TCR $< \pm 50 \text{ prm/^2C}$ Resistors Normally $\pm 5\%$ of target value and $\pm 1\%$ if required. Drift $< 0.1\%$ of the or to 10 pF Capacitors care we parameter tacking is available Conductor, Aluminum onter values 0.5 mil spaces <td< th=""><th>THICK FILM</th><th></th><th></th></td<>	THICK FILM		
Resistivity. 100//sq. to 1 M1 sq. Temperature Coefficient between ~55°C to 125°C: < ±250 ppm/C°	Resistors		
Temperature Coefficient between -55° C to 125° C: $< \pm 250 \text{ ppm/C}^{\circ}$ or. $< \pm 100 \text{ ppm/C}^{\circ}$ for some cases Drift. $< 1\%/1000 \text{ hours at } 150^{\circ}$ C storage or. $< 25 \text{ to } 50 \text{ w/sq. inch}$ Tolerance. Untrimmed $\pm 20\%$ Trimmed $\pm 1.0\%$ of desired value Trimmed $\pm 1.0\%$ of desired value Conductor, Gold $< .0080/\text{sq. inch}$ Resistivity. $< .0080/\text{sq. inch}$ Multi-layer metal (gold with glass ceramic dielectric) K (dielectric constant) = <12	Resistivity	*****	
or. < ±100 ppm/C* for some cases	Temperature Coefficient be	tween -55°C to 125°C:	< ±250 ppm/C*
Cases cases Drift <1%/1000 hours at 150°C		or	< ±100 ppm/C* for some
Diff. $(1^{\circ})_{1}$ food fields at 150 c storage or. $< 1^{\circ})_{1}$ food fields at 150 c storage or. $< 1^{\circ})_{1}$ food hours at 125°C Power Dissipation. 25 to 50 w/sq. inch Tolerance. Untrimmed ±20% Canductor, Gold 3 mil lines with 3 mil spacing is available Multi-layer metal (gold with glass ceramic dielectric) K (dielectric constant) = <12	Drift		Cases
or.	Diff		storage
Power Dissipation 25 to 50 w/sq. inch Tolerance Untrimmed ±20% Trimmed ±1.0% of desired value Conductor, Gold Resistivity <.0080/sq. inch		or	<
Tolerance Untrimmed ±20% Trimmed ±1.0% of desired value Conductor, Gold Resistivity <.0080/sq. inch 3 mil lines with 3 mil spacing is available Multi-layer metal (gold with glass ceramic dielectric) K (dielectric constant) = <12	Power Dissipation		
Trimmed ± 1.0% of desired value Conductor, Gold Resistivity < .0080/sq. inch	Tolerance		Untrimmed +20%
Conductor, Gold value Resistivity 3 mil lines with 3 mil spacing is available Multi-layer metal (gold with glass ceramic dielectric) K (dielectric constant) = <12			Trimmed ±1.0% of desired
Conductor, Gold Resistivity < .0080/sq. inch			value
Resistivity < .0080/sq. inch 3 mil lines with 3 mil spacing is available Multi-layer metal (gold with glass ceramic dielectric) K (dielectric constant) = <12	Conductor, Gold		
3 mil lines with 3 mil spacing is available Multi-layer metal (gold with glass ceramic dielectric) Capacitors Capacitors Screened 100K pF/sq. inch TCC = +400 ppm Temperature range 25°C to 100°C Typical Values 100" x .100" = 1,000 pF 040 x .040 = 160 pF Dissipation factor = 1% @ 1 kc chip capacitors range from 10 pF to 0.1 µF millines with 3 mil spaces THIN FILM Resistors Nickel chrome deposited on oxidized silicon wafers or glazed ceramics. Passivated. TCR Accuracy and ±1% if required. Drift 010% after 1000 hours under rated power. Resistor Arrays Resolution Conductor, Aluminum Conductor, Aluminum Conductor, Aluminum Conductor, Aluminum	Resistivity		< .008\sq. inch
Multi-layer metal (gold with glass ceramic dielectric) K (dielectric constant) = <12			
Multi-layer metal (gold with glass ceramic dielectric) K (dielectric constant) = <12			is available
Capacitors screened 100K pF/sq. inch TCC = +400 ppm Temperature range 25°C to 100°C 100" x.100" = 1,000 pF O40 x.040 = 160 pF 040 x.040 = 160 pF Dissipation factor = 1% @ 1 kc chip capacitors range from TO pF to 0.1 μ F other values available depending on package. THIN FILM Nickel chrome deposited on oxidized silicon wafers or glazed ceramics. Passivated. TCR <±50 ppm/*C	Multi-layer metal (gold with	i glass ceramic dielectric)	V distantia anatash (12
Capacitors screened 100K pF/sq. inch TCC = +400 ppm Temperature range 25°C to 100°C Typical Values 100" x .100" = 1,000 pF .040 x .040 = 160 pF Dissipation factor = 1% @ 1 kc 			K (dielectric constant) = < 12
Screened 100k pr/sd, inch TCC = +400 ppm Temperature range 25°C to 100°C 100" x .100" = 1,000 pF .040 x .040 = 160 pF Dissipation factor = 1% @ 1 kc chip capacitors range from 10 pF to 0.1 µF other values available depending on package. THIN FILM Resistors Nickel chrome deposited on oxidized silicon wafers or glazed ceramics. Passivated. TCR < ±50 ppm/*C	Capacitors		100K of the
Typical Values Temperature range 25°C to 100°C Typical Values 100" x .100" = 1,000 pF 			TCC - +400 ppm
25°C to 100°C Typical Values 100" x .100" = 1,000 pF .040 x .040 = 160 pF Dissipation factor = 1% @ 1 kc			Temperature range
Typical Values .100" × .100" = 1,000 pF .040 × .040 = 160 pF Dissipation factor = 1% @ 1 kc			25°C to 100°C
	Typical Values		100" x .100" = 1.000 pF
Dissipation factor = 1% @ 1 kc	Typical Values		
chip capacitors range from 10 pF to 0.1 μF conter values available de- pending on package. THIN FILM Resistors Nickel chrome deposited on oxidized silicon wafers or glazed ceramics. Passivated. TCR < ±50 ppm/°C		Dissipation factor = 1%	@ 1 kc
10 pF to 0.1 μF other values available depending on package. THIN FILM Resistors Nickel chrome deposited on oxidized silicon wafers or glazed ceramics. Passivated. TCR < ±50 ppm/*C			chip capacitors range from
THIN FILM other values available depending on package. Resistors Nickel chrome deposited on oxidized silicon wafers or glazed ceramics. Passivated. TCR < ±50 ppm/*C			10 pF to 0.1 µF
THIN FILM Resistors Nickel chrome deposited on oxidized silicon wafers or glazed ceramics. Passivated. TCR < ±50 ppm/°C			other values available de-
THIN FILM Resistors Nickel chrome deposited on oxidized silicon wafers or glazed ceramics. Passivated. TCR. < ±50 ppm/°C			pending on package.
Resistors Nickel chrome deposited on oxidized silicon wafers or glazed ceramics. Passivated. TCR < ±50 ppm/°C	THIN FILM		Nickel chrome deposited on
glazed ceramics. Passivated. CR Range 10Ω/sq. to 100 kΩ Accuracy Normally ±5% of target value and ±1% if required. Drift Orift Resistor Arrays Resolution In addition to above parameters tracking is available within 1%. Line width as narrow as 0.5 mil is available. Conductor, Aluminum Resolution 004Ω/sq. 0.5 mil with 0.5 mil spaces 100 100	Resistors		oxidized silicon wafers or
TCR. < ±50 ppm/°C			glazed ceramics. Passivated.
Range 10Ω/sq. to 100 kΩ Accuracy Normally ±5% of target value and ±1% if required. Drift < 0.1% after 1000 hours under rated power.		TCR	<< ±50 ppm/°C
Accuracy Normally ±5% of target value and ±1% if required. Drift < 0.1% after 1000 hours under rated power. Resistor Arrays In addition to above para- meters tracking is available within 1%. Line width as narrow as 0.5 mil is available. Conductor, Aluminum Resistivity .004Ω/sq. Resolution 0.5 mil with 0.5 mil spaces 10/ mer, variation in re- 10/ mer, variation in re-		Range	10Ω/sq. to 100 kΩ
and ±1% if required. Drift. < 0.1% after 1000 hours under rated power.		Accuracy	Normally ±5% of target value
Resistor Arrays In addition to above parameters tracking is available within 1%. Line width as narrow as 0.5 mil is available. Conductor, Aluminum .004Ω/sq. Resolution 0.5 mil with 0.5 mil spaces 10/10/10/10/10/10/10/10/10/10/10/10/10/1		0.10	20.1% after 1000 hours
Resistor Arrays In addition to above parameters tracking is available within 1%. Line width as narrow as 0.5 mil is available. Conductor, Aluminum .004Ω/sq. Resolution 0.5 mil with 0.5 mil spaces 10' mer, variation in re-		Drift	under rated power.
Resolution In addition to above parameters tracking is available within 1%. Line width as narrow as 0.5 mil is available. Conductor, Aluminum .004Ω/sq. Resolution .0.5 mil with 0.5 mil spaces 10′ mer, variation in re- .004 mer, variation in re-	Resistor Arrays		
meters tracking is available within 1%. Line width as narrow as 0.5 mil is available. Conductor, Aluminum Resistivity .004Ω/sq. .0.5 mil with 0.5 mil spaces 1% mer variation in 1%.	nesista minajo	Resolution	In addition to above para-
within 1%. Line with as narrow as 0.5 mil is available. Conductor, Aluminum Resistivity .004Ω/sq. Resolution 0.5 mil with 0.5 mil spaces 100 mer, variation in 1%.			meters tracking is available
Conductor, Aluminum Resistivity Resolution 0.5 mil with 0.5 mil spaces 104 mer, veriation in 19			within 1%. Line width as
Conductor, Aluminum Resistivity			harrow da oto him to standard
Resolution	Conductor, Aluminum		.004Ω/sq.
Resolution	Resistivity		0.5 mil with 0.5 mil spaces
TO/ MAAY USPISION IN THE	Resolution		
Jniformity	Uniformity		
sistivity.			Sistivity.
Tip chip Some DTµL and TTµL ICS and Discrete Devices are available	Flip chip		Discrete Devices are available
in flip chip form.			in flip chip form.

NOTE: Aluminum conductors and aluminum ultrasonic bonding are acceptable in radiation environments.

Packaging Fairchild hybrid circuits are available in a broad selection of packages.

PAC	KAGE	NUMBER OF LEADS	INSERT SIZE	POWER θjc	DISSIPATION øja (in free air)
5T AG BW	TO-100 TO-100 TO-101	8 10 12	Disc: .200 Dia. Cog: .265 Dia.	(max.) (max.)	
BG	14"x 14" Flat Pack	10	.125 x .125	40°C/watt	200°C/watt
BH	14" x 14" Flat Pack	14	.125 x .125	40°C/watt	200°C/watt
BK	36" x 36" Flat Pack	14	.245 x .245	40°C/watt	125°C/watt
2A	36" x 36" Flat Pack	20	.465 x .495	30°C/watt	100°C/watt
2B	1" x 1" Flat Pack	30	.750 x .750	20°C/watt	60°C/watt
BY	0.8" x 1" Flat Pack	32	.550 x .825	20°C/watt	60°C/watt
6K	Hermetic DIP	14	.137 x .520	50°C/watt	175°C/watt
6R		16	.137 x .520	50°C/watt	175°C/watt
6F	Plastic DIP	10	.220 x .450	60°C/watt	175°C/watt
6Q		14	.220 x .650	60°C/watt	175°C/watt

Note the following two considerations concerning POWER DISSIPATION:

i) (jc (Dissipation-junction to case) can vary at least 50% depending on the type of dice used and dice arrangement in the circuit.
 i) (Dissipation - junction to ambient) can be substantially reduced through proper heat sink-ing. For example: i) in our 1" x 1" or .8" x 1" packages can be reduced from 60°C/watt to about 20°C/watt.





Quilley 650-327. #2=4224









balloons











families





clowns





Applications of the µA742 TRIGAC A Zero Crossing AC Trigger



CONTENTS

1.	Fore	word – Use of the	Handbook	p. 2
П.	Intro	oduction		p. 4
ш.	TRI	GAC Internal Circu	uit Description	p. 8
IV.	Арр	lications		
	Α.	14 AC Circuits (App. 1-4)	
		Application 1 Application 2 Application 3 Application 4	 1Φ, 110 VAC Single Threshold Control 1Φ, 110 VAC Dual Threshold Control 1Φ, 110 VAC Dual Threshold Control with Time Proportioning 1Φ, 110 VAC with Transformer Isolation 	p. 10 p. 10 p. 11 p. 13
	в.	Accessory Circui	ts (App. 5-11)	
		Application 5 Application 6 Application 7 Application 8 Application 9 Application 10 Application 11	Output Pulse Amplifier – I Output Pulse Amplifier (with transformer) – II Output Pulse Inverter Period Extender for Time Proportioning Initial Cycle Delay (for saturable loads) Sensor Failure Detection – Failsafe Time Delay 'Relay'	p. 13 p. 14 p. 14 p. 15 p. 15 p. 15 p. 17 p. 18
	C.	3Φ AC Circuits (App. 12 and 13)	
		Application 12 Application 13	3Φ , 208 VAC Dual Threshold – Y or 3Φ , 110 VAC Dual Threshold – Loads (with single TRIGAC)	p. 19 p. 20
	D.	DC Circuits		p. 20
	E.	Construction – I	ncludes parts lists and component location diagrams	p. 20
v.	Misc	ellaneous		
	Α.	Use of the TRIG	AC with Nonresistive Loads	p. 27
	В.	A Note on Thyri	stor Structures	p. 28
	C.	Full Wave Outpu	t Power Switches for use with the TRIGAC	p. 30

FOREWORD – USE OF THE HANDBOOK

The μ A742 TRIGAC supplies systems designers, circuit engineers, and experimenters with an integrated circuit that facilitates the design of zero crossing ON-OFF controls for a wide range of uses. Some examples are:

Industrial

- 1) conveyor belt drive motor ON-OFF control
- 2) oven or curing region temperature control
- motor protection (current limit and winding temperature limit)
- 4) air conditioning (see Appliance)
- 5) process temperature-humidity control
- 6) plant safety fire detection
- 7) product proximity interlocks
- 8) product sorting
- table positioning systems

Appliance

- 1) wall thermostat
- 2) fan controls responsive to air temperature flow
- oven temperature controls for roasting, warming, selfcleaning functions
- 4) dehumidifier humidity detector
- 5) kitchen fan ON-OFF temperature control
- 6) portable heater temperature control
- 7) refrigerator freezer cabinet temperature refrigerator cabinet temperature compressor motor overload protector evaporator coil frost detector (for defrost cycle control) start winding switch control
- 8) home laundry washing machine water level detector turbidity sensor water temperature-mixing valve out-of-balance detector end-of-cycle annunciator
- 9) dishwasher water temperature water level motor start-run winding control motor winding temperature protector

- room air conditioners and home heat pump installations room temperature control compressor motor start winding-overload protector evaporator ice detector defrost operation termination (temperature)
 home safety fire detector
- temperature responsive central alarm control 12) kitchen range surface burner temperature control
- (burner-with-a-brain and detecting boiling liquids) 13) outside ice detector
 - (automatic defrost of icy walks and gutters)

Aircraft

- 1) fan control
- environmental control —heater and air conditioning equipment
- 3) servo motor control
- 4) engine temperature monitor and control
- 5) panel lighting

Marine

- explosion proof ON-OFF control for hazardous environment (engine compartment, fuel storage areas, etc.)
- 2) environmental control
- 3) general low RFI/EMI motor control

The AC power control field has two major classifications for basic control systems: phase controls and zero crossing switches. (See Figures 1 and 2) The phase control changes the average load power applied by varying the point at which the power switch is turned ON. The top trace shows a small amount of power being delivered to the load; the lower trace shows almost full power being applied. Note the abrupt change in waveshape at the thyristor's turn-ON point. One of the major problems with phase control systems is suppression of RFI (Radio Frequency Interference) generated during this abrupt transition from the OFF to the ON state. The amount of unwanted high frequency energy generated is a function of the power being switched. Then the E-I product change will determine the RFI intensity produced. Just before switching,





the load current is zero, so the system power will also be zero. This is represented by position A in the diagram. However, just after the thyristor has turned ON, the system power condition is very high. In a 120 volt system, for instance, with a resistive load which dissipates 1200 watts average power, the instantaneous switched power may be as high as 1750 watts. This is represented at B in Figure 1. Generally, this transient must be suppressed by filter networks. These filters have one or more components in the main load current conduction path that introduce significant power dissipation. Filter systems are generally costly, bulky, and may cause problems with reflected assymmetries in the power distribution system.

The zero-crossing switch has none of these problems. Its typical operation is shown in Figure 2. Power is applied to the load by turning on the power switching thyristor when the line voltage (or current) crosses zero. With this approach, RFI is held to a minimum. (A direct inspection of the diagram shows



Fig. 2. Zero crossing control.

that there will be a minimum energy change in the 'before switch-ON' to 'after switch-ON' transistion.) The upper trace in Figure 2 shows minimum power applied to the load; the lower trace, maximum power. Note that the power input is increased by discrete steps of full cycles. Designers interested in developing controls with a minimum time investment will find sufficient information for their purposes by briefly reviewing the Handbook's Introduction, checking the circuit given in the Applications section that most nearly resembles the need at hand, and choosing the proper load switch (SCR or triac) to match the system power requirement. The TRIGAC's inherent flexibility and ease of application should allow circuits to be designed in this manner for functions ranging from the simple single threshold coffee pot temperature control to the much more complex three-phase 24 kVA Y or Δ-connected two-level threshold control complete with time proportioning. In all cases, wiring complication is kept to a minimum because the TRIGAC has:

- Its own internal power supply for operation with line voltages ranging from 24 to 440 volts (AC and DC).
- Internal voltage stabilization for compensating large variations in supply source. (For instance, when connected for 110 VAC operation, the unit experiences practically no change in operation for line voltages ranging from 85 to 135 VAC).
- Built-in bias supply for external sensors which tolerates most commonly used analog sources. (Inputs such as unidirectional phototransistors or bidirectional photoresistors, temperature sensors, pressure sensors, etc. are acceptable.)

For ease in locating various circuits, the Applications section is divided into four parts:

- A. One phase AC circuits (p.10).
- B. Accessory circuits (for expanded functional flexibility) (p.13).
- C. Three phase AC circuits (p.19).
- D. DC circuits. (p.20).
- E. Construction section (p.20). Component locations, and parts lists.

Of course, there are many other potential applications for the μ A742.

II. INTRODUCTION

The μ A742 TRIGAC is a flexible integrated circuit interface between an analog sensor and the gate terminal of a power switching thyristor (SCR or triac). Its location in a typical control system is shown in Figure 3.



Fig. 3. Typical TRIGAC control system.

The TRIGAC is engineered to permit the maximum number of variations of this basic control configuration with the minimum number of external components.



Fig. 4. Functional TRIGAC operating logic.

The TRIGAC's main function is to control the power applied to a load. In addition to this, other available functions add to its flexibility, such as:

- Assured 360° load switching symmetry to avoid DC saturation of AC loads.
- Zero crossing control to limit RFI/EMI (unwanted high frequency noise).
- Predictable and stable critical operating 'set' points with well defined hysteresis.
- The smallest possible number of external parts.
 The use of sensors with widely varying character
 - The use of sensors with widely varying characteristics: a. resistance values ranging from $4k\Omega$ to $40k\Omega$
 - b. unidirectional types (e.g., photodiodes, phototransistors, etc.)
 - bidirectional types (e.g., NTC or PTC thermistors)
 - d. low power dissipation types (dissipation limited to 10 milliwatts for 10kΩ sensors)
- Switching for all loads ranging from resistive to inductive, with accommodation for time varying inductances. Capacitive loads may also be switched when a separate DC supply is available.

7. Transformer isolation from the power line.

The ON-OFF decision is made in the following manner:

Whenever the (+) input (pin 3) has a higher voltage than the (-) input (pin 2), a current pulse will be delivered to the gate of the power switch at the following two load current zero crossings.

This statement (represented in Figure 4) contains enough information to accurately predict the control's response to all combinations of sensor input signals.

Control transfer characteristics can easily be described in electromechanical (relay) terms. For instance, in the presence of a slowly rising input (coil) signal, a normally closed contact relay will reach a pickup voltage at which its armature will move from the unenergized to the energized condition. This will cause its normally closed contacts to open, and will result in the removal of power from the load. For higher values of applied signal at the relay coil, there will be no change in the load power. If the coil voltage is then lowered, a drop-out voltage is reached at some value below the pickup voltage. At this point, the armature returns to its unenergized position, and load power is again applied.



Fig. 5. Full-wave temperature control.

The transfer characteristic of the relay's operation is shown in Figure 6a. S₁ corresponds to the relay pickup point while S₂ describes the dropout condition. It should also be noted that the load has only two possible conditions, ON and OFF.

This also establishes the shape of the basic zero crossing hysteresis control characteristic. The signals needed for the TRI-GAC's ON-OFF decision are supplied by the input bridge network which contains R₃, R₄, R₅, R₆, and R₇ in Figure 5. The R₅ element is in a 'remote' sensing location consisting of a PTC (Positive Temperature Coefficient) thermistor temperature sensor in series with a temperature adjust potentiometer. This branch of the input bridge would typically serve a 'wall thermostat' type function. Note that this circuit shows the sensor location as R₅ – between TRIGAC terminals 2 & 7, although it could as well be in any of the input bridge's other three arms (represented by R₃, R₄, or R₆). If an NTC (Negative Temperature Coefficient) thermistor had been chosen, R₆ would be the logical choice for the remote sensor position.





If we assume that each arm of the input bridge is approximately $10k\Omega$, then the critical operating points could be represented as shown in Figure 6b.

TRANSFER CHARACTERISTICS

A typical system operating cycle (assuming that the controlled load in this instance varies the temperature in the vicinity of the input sensor) is as follows:

- With the PTC thermistor resistance (R₅) value low at low ambient temperature, we enter the Figure 6b diagram at point A. The thyristor power switch is held in the ON condition by the TRIGAC.
- As the thermistor is warmed by the heater element, the resistance of R5 is increased until the R5 + R7 branch of the input bridge rises above 10kΩ. At this point (S1), gate drive is removed from the power switching triac, and the heater element (load) is turned OFF. The TRIGAC also shunts R7 with a current path approximately equivalent to a 150Ω resistor.
- After some thermal overshoot, the temperature at R5 decreases until the value of its branch of the input bridge is again at 10kΩ (including the 150Ω shunt at R7). We have now reached point S2 in Figure 6b, and the TRIGAC again applies gate signal to the power switch.
- After thermal undershoot, R5 will be re-warmed by the heater's output and the entire cycle will be repeated.

Note that:

- 1. The critical operating points $-S_1$ and S_2 are completely controlled by the values of resistors R_5 and R_7 .
- The turn OFF point for the system (S1) is set by the sum R5 + R7.

- The turn ON point for the system (S₂) is set by R₅ alone.
- The difference between S₁ and S₂ (the control hysteresis) is set approximately by R₇.

In Figure 5 and in the Applications section of this Handbook, each arm of the input bridge is shown to have a 10k Ω resistance. Actually there is a great deal of freedom in choice of input components. The input bridge arms may be chosen with values ranging from 4k Ω up to 40k Ω with little change in system performance.

Resistors R₁ and R₂ are line voltage dropping elements. In combination with the TRIGAC's internal structure, they limit its terminal voltage to no more than 22 volts (a safe value for reliable IC operation). The total current requirement for the system is low so that only two-watt resistors are required for 110 VAC systems. The need for the remaining external components, C₁ and C₂, is discussed in the explanation of the TRIGAC's internal circuit that follows.

THE µA742 CIRCUIT OUTLINE

The TRIGAC's principle of operation is explained in two parts:

- 1. A simplified description of the purposes of each functional block. (Figure 7)
- 2. Complete circuit description.

The circuit has three main sections: power supply, input amplifier, and a two level synchronized output switch.

The power supply consists of a shunt zener regulator D_z . During time intervals in which the AC line is positive (L₁ positive with respect to L₂) this zener holds the maximum voltage at V_{CC} to within 21 volts of the system ground reference (L₂). During the line supply's negative half cycle, the voltage at V_{CC} collapses and the portion of the TRIGAC to the left of the zener (the input amplifier, etc.) is allowed to 'idle'. We can say that this part of the circuit operates on a 50% duty cycle, but that during each interval that the line applies over 21 volts (a period slightly less than 8.3 milliseconds), it operates as if it were being supplied from a normal DC source.

The input amplifier and its associated functions:

- 1. Amplifies the input signal.
- Makes the decision on whether or not power will be applied to the gate of the power switch by turning ON an internal SCR whenever the (+) input is larger than the (-) input (thus defining the S₁ value shown in Figure 5).
- Sets the width of the hysteresis characteristic (the distance between S1 and S2 in Figure 6) by shunting R7 in the input bridge. Retains memory of the IC's operating condition from positive half cycle to positive half cycle.

The two input signals from the external bridge are fed through forward biased diodes D7 and D8 into the bases of transistors Q1 and Q2. Whenever the (+) input exceeds the (-) input by more than a slight offset voltage (typically about 3 millivolts), gate 2 current is extracted from thyristor 1. When this gate signal is present, thyristor 1 switches ON, applying approximately 20 volts to resistors R_a and R_b. The resultant current through R_a charges C1, later used to supply gate drive for the power switch. At the same time, current through R_b turns on



Fig. 7. Simplified TRIGAC internal schematic diagram.

the clamp transistor so that the voltage drop across external resistor R7 is reduced to a single VCE (sat). This has the effect of driving the (-) input further negative and widening the difference between the (+) and (-) inputs which, in turn, furnishes added gate drive for the switch.

The operation of the clamp, by shunting R7, also defines the change in input voltage level required to make the circuit return from the ON to the OFF stage.

The hysteresis transfer characteristic in Figure 5 explains the need for D7, D8, and C2. For input signals between the two critical operating points, S1 and S2, the system may have either of the two possible output states, ON or OFF. For instance, if an input signal between S1 and S2 is applied for the first time, the system will assume the OFF state. However, if later changes in the input signal cause the system to turn ON, then it should continue to retain the ON condition for signals between S1 and S2 until the lower threshold point, S2, is reached. To do this, the circuit must have some form of memory. In conventional two-level circuits - such as the Schmitt trigger - a transistor held latched ON maintains a record from moment to moment of the system's previous state. Obviously, a continuous VCC supply is needed to hold the latched transistor ON for this type of memory. The TRIGAC, with its periodically interrupted VCC, must resort to a different form of memory.

Memory of the control's condition is kept during negative line half cycles (when the circuit is idling) by energy storage in capacitor C₂. This stored energy forces the differential amplifier (Ω_1 and Ω_2) to assume the previously held state at the beginning of each positive half cycle. Diodes D₇ and D₈ prevent C₂'s stored voltage from discharging into the input bridge during 'idle' intervals.

The charge on C₂ is refreshed during each positive half cycle. C₂ also has a secondary function: it slows the amplifier frequency response to help eliminate false system noise turn ON. (Actually, system frequency response is set by the relatively slow 60Hz line.) To summarize, the input amplifier has the job of delivering energy to C_1 whenever a gate signal is required for the external power switch. The decision on whether or not to supply this energy is made during each positive half cycle of the line. Once C_1 has been charged, the two level synchronized switch (covered next) will pass its stored energy to the gate of following SCR or triac within ten milliseconds.

The two level synchronized output switch transfers the C_1 charge into the external power switch gate during the two line current zero crossings immediately following the particular positive cycle in which C_1 was charged. To do this, two basic functions are required:

- The energy must be parcelled out in two separate bursts; the first occuring when the load current crosses zero while traveling in the negative direction, and the second when the load current again crosses zero while traveling in the positive direction.
- The amount of energy discharged from C1 during both pulses must be accurately controlled so that the external power thyristor receives an adequate gate signal at each zero crossing.



Fig. 8. Synchronized switch operation - resistive load.

These features are implemented through the use of thyristor 3, and thyristor 4, in Figure 7. The signal derived from the T₂ terminal of the power triac changes sign when the load *current* passes through zero.

A digression is in order here to explain the significance of using a signal derived from T_2 to sense information about the load current. The line/load waveforms for a typical AC inductive load switching condition are shown in Figure 9.



Fig. 9. TRIGAC zero crossing control - inductive load waveforms.

Beginning at the left edge of the illustration, assume that the thyristor in use is a triac and that it is already in conduction in the negative direction. When the load current passes through zero, the triac loses holding current and momentarily presents a high resistance to the series divider formed by the load and the thyristor. Since the load has a relatively low impedance, the remote thyristor terminal attempts to increase to line voltage. This produces a positive signal that is then coupled into the pulse generator via the synchronizing signal connection. The arrival of this signal causes the pulse generator to very rapidly deliver a pulse to the gate of the thyristor. The thyristor then resets into the ON condition for another half cycle.

The benefit of using this arrangement is obvious if we assume that the phase lag of the load current varies. (This is a situation frequently encountered in the case of motor loads. As the motor start winding is switched out, the phase lag of the motor can change by as much as 50 degrees.) If we assume that the position of the load current's zero crossing moves either forward or back in time, it is obvious that the synchronizing signal will also shift (the thyristor waits to fall out of latch until its current passes through zero). This will cause precisely the required change in the timing of the thyristor gate pulse to hold RFI generation to a minimum.

Returning to the discussion of the two level output switch's operation: The synchronizing signal from T₂ passes through R₁ and a level change inverting circuit (not shown on our simplified diagram) which extracts current from the gate 2 terminal of thyristor 4 just after the current zero crossing. This causes thyristor 1 to turn ON, discharging C₁ via zener diode D₁, the anode-cathode circuit for thyristor 4 and the gate $- T_1$ circuit of the external triac power switch. C₁ is discharged until its voltage is too low to sustain current through thyristor 4 (which then falls out of latch because its anode current falls below I_{HO}). The level at which C₁ stops discharging - 8 volts - is held for the remaining negative half cycle of the load current (as shown in Figure 9).

When the load current next passes through zero (now traveling in the positive direction) the level change inverting circuit extracts current from gate 2 of thyristor 3. This unit (which does not have a series zener) discharges C1 into the thyristor gate via its anode-cathode circuit and the triac's gate $-T_1$ circuit. Thyristor 3 falls out of latch when C1's voltage has dropped to about 1 volt.

The energy delivered into the gate of the power switch (triac) has been controlled in both cases by the voltage change at C1.

At this point the line voltage becomes positive so that the input amplifier V_{CC} approaches 21 volts. If conditions at the TRIGAC's inputs (pins 2 and 3) dictate that thyristor 1 will again be turned on to charge C₁, the entire cycle will be repeated for the following two load current zero crossings.

The sequence of events during the μ A742's operation generates the waveforms given in Figure 10.



Fig. 10. Operation of the gate output switch - resistive load.



Fig. 11. TRIGAC output waveform.

Now for a look at the circuit's signal output. The TRIGAC produces a nearly ideal gate drive for power switching thyristors. When attached to the recommended external components, its waveshape (shown in Figure 11) has a rise time of about 150ns to a peak value of 1 ampere. The rate of decay is held so that there will be least 100mA available after 6 microseconds. If necessary, this interval may be stretched through alteration of the external components.

This completes the simplified discussion of the TRIGAC's operation.

III. TRIGAC COMPLETE CIRCUIT DESCRIPTION

OPERATION FROM AN AC SUPPLY

The schematic diagram of Figure 12 shows the connections for a TRIGAC control circuit operating directly from a single AC supply. It shows the necessary external components as well as the various sections within the TRIGAC. When operated directly from an AC line through a dropping resistor, zener diodes D₂, D₃, D₄, and diodes D₅, D₆ in the Power Supply Section provide a regulated supply of about +21 volts at pin 13 during the positive half cycles. During the negative half cycles, the isolation diode D₁, holds this potential to about -0.7V.

The Charge Control Section contains a conventional differential amplifier comprised of a matched pair of transistors Q_1 , Q_2 , and fed via a constant current source Q_3 . Q_3 begins to conduct only after the supply voltage at pin 13 has exceeded about 14 volts, or when diodes D_3 through D_6 conduct.

The inputs of the differential amplifier are connected to the Sensor Bridge Network. If the input to the differential amplifier is such that the voltage at pin 2 (- input) is higher than that at pin 3 (+ input), Q₁ will conduct and thus hold Q₂ OFF. Let us call this the "inhibit state". When the input to the differential amplifier is positive (pin 3 at a higher potential than pin 2), Q₂ will conduct, and will pull current out of the anode-gate of thyristor T₁ in the Charging Network, causing T₁ to start conducting. We will call this the "trigger state". As soon as T₁ conducts, it will cause the storage capacitor CST to charge via T₁, D₉, and R₅ to a voltage equal to the supply voltage of pin 13 minus the drop across T₁ and D₉; roughly 19.5 volts.

Transistors Q_6 and Q_7 , thyristor T₅ and their associated components form the Zero Crossing Detector. They provide the necessary control to ensure that trigger output pulses supplied to the external circuit are delivered near the zero crossing of the load current in order to minimize the RFI generated. The trigger pulses are supplied through the Pulse Generator which receives its energy from the external storage capacitor C_{ST}. The Pulse Generator is made of transistor Q₈, thyristors T₃, T₄, and their associated components. The Zero Crossing Detector and the Pulse Generator work together and therefore, their functions will be explained simultaneously.



Fig. 12. μA742 zero crossing AC trigger - TRIGAC schematic diagram.

Early during positive half cycles, before the triac anode voltage has reached about 7 volts, Q6 is forward-biased via resistors RSYN and R10. When the anode voltage of the triac exceeds the zener voltage of D12 (about 7 volts), T5 switches ON and causes the sync input voltage at pin 10 to collapse to about 1 volt, thus turning Q6 OFF. This ensures that if T3 is to turn ON, it will do so within the first seven or so volts of the positive half cycles. It will be recalled from the above explanation that CST begins to charge only after diodes D3 through D6 have started conducting, or roughly when the supply voltage at pin 13 has reached about 14 volts. It is therefore obvious that the charging and discharging of the storage capacitor occur at two distinct times. During the first positive half cycle, coinciding with, or immediately following the start of conduction of Q2, current will flow out of the anode gate of T3 within the first 7 volts of the positive half-cycle, but will not turn T₃ ON due to the absence of voltage on the storage capacitor CST. A little later during the same positive half cycle when the supply voltage at pin 13 has reached about 14 volts, the storage capacitor will begin to charge; its voltage will rise to about 19.5 volts during the remainder of the half cycle and will retain this value.

At the start of the following negative half cycle, Q7 begins to conduct and it causes T4 to turn ON due to the current pulled out of the anode-gate of T4. T4 provides the base drive to Q5 and Qg. Thus Qg turns ON and dumps some of the energy stored in CST and provides a high energy pulse to the gate of the triac, thus causing the triac to turn ON near the beginning of the negative half cycle. As soon as the voltage across CST falls to about 8 volts (because of D11), the current through T₄ falls below its holding current level and thus T₄ and Q₈ are turned OFF. The storage capacitor therefore discharges from 19.5 volts to about 8 volts at the beginning of the negative half cycle. CST maintains this voltage for the remainder of the negative half cycle. At the start of the following positive half cycle, Q6 is forward-biased again, and T3 and Q8 conduct. The storage capacitor CST now discharges to about 1 volts through R16 and Q8. Once the current through T3 falls below its holding current level, T3 turns OFF. The high energy pulse so generated triggers the triac ON near the start of the positive half cycle. As soon as the voltage across the triac collapses, base drive of Q6, and consequently, the current out of the anode-gate of T3, is stopped. When Q5 comes out of saturation, Q2 causes T1 to turn ON again. The storage capacitor charges up and thus the cycle continues until the device reverts to the inhibit state.

OPERATION FROM A DC SUPPLY

The connection diagram for DC operation is given in Figure 13. There are some similarities as well as marked differences between DC and AC operations. In the DC operation mode, the constant supply voltage keeps the differential amplifier always in operation. Therefore, regardless of the instantaneous polarity of the AC line, the storage capacitor CST starts charging as soon as T₁ is triggered ON by Q₂. Let us now examine the transistion from the inhibit state occurring during a positive half cycle of the AC supply. At the beginning of the next negative half cycle, Q₇ will be forward-biased and just as it was in the AC operation mode, T₄ will turn ON, forward-biasing Q₈ and Q₅. Q₈ produces an output trigger pulse at the beginning of this half cycle while Q₅ pulls current out of the 0

cathode gate of T₁ causing it to turn OFF. Note that in the AC mode of operation, T₁ turns OFF at the end of each positive half cycle, by the natural reversal of the line voltage. In this mode, since the TRIGAC is powered through a DC supply and Q₂ is assumed conducting, T₁ turns ON again as soon as Q₅ turns OFF, and re-charges C_{ST} back up to about 19.5 volts. With the next half cycle (positive) Q₆ is forward-biased and similarly a trigger output pulse is delivered to the triac; Q₅ pulls current out of the cathode gate of T₁, turning it OFF. This time C_{ST} discharges to about 1 volt. However, when Q₂ turns T₁ ON again, C_{ST} recharges back up to about 19.5 volts and thus the cycle continues.

Now assume that the transistion from the inhibit to trigger state takes place during a negative half cycle of the AC line. At the beginning of the next half cycle, Q_6 will be forwardbiased and this time T₃ will turn ON first, forward-biasing Q₈ and Q₅. The triac will, therefore, conduct initially at the start of a positive half cycle. The rest of the operation is similar to the description given above. When the input to the differential amplifier reverts back to the inhibit state, the TRIGAC will stop delivering output pulses. The triac will then start blocking, always beginning with a negative half cycle.

HYSTERESIS AND TIME PROPORTIONING OPERATION

0

So far, the function of the hysteresis transistor Q4 and memory capacitor C_{MEM} have been deliberately omitted. However, as can be seen in Figure 12, every time T1 is turned ON, Q4 saturates due to the bias it receives through R3. In the meantime, C_{MEM} charges up according to the input conditions at pins 2 and 3. When Q4 saturates, it shunts the hysteresis resistor R_{HYS} causing Q2 to turn ON harder, thus supplying positive feedback to the differential amplifier. The memory capacitor then adjusts its charge according to this new input and "remembers" it for the next cycle. The transfer characteristic of this mode of operation is given in Figure 14. Note that if the connection from pin 7 to the bridge input is omitted, points S1 and S2 would coincide.



Fig. 13. Zero crossing circuit with DC supply.

Proportional control, another feature available with the TRI-GAC, is shown in Figure 15. This function is achieved by using thyristor T₂ to develop a ramp function which is superimposed upon the bridge input signal through the 200k resistor. Once the voltage on pin 6 reaches about 7 volts, T₂ switches into conduction and lowers the input voltage to pin 3, causing O₂ to turn OFF. As the ramp voltage on pin 6 starts to increase again, the input to pin 3 also increases. The level on the ramp at which O₂ conducts determines how long the load remains energized.



Fig. 14. Transfer characteristic of hysteresis control operation.



Fig. 15. Zero crossing with proportional control.

Down and the state of the	ALC: NO.
HOMMONIPHICK VI	211 1422
necommended ve	1000

AC Supply Voltage 60Hz Volts – RMS	RDR	RSYN	CST
24	1.0kΩ	1.0kΩ	0.47µF/25V
110	10kΩ	10kΩ	0.47µF/25V
220	22kΩ	22kΩ	0.47µF/25V

* Necessary with inductive loads.

** The sensor resistance will determine the values of the bridge resistors. For the values of RDR shown, the total current into the bridge should not exceed 5mA at 20V.

IV. APPLICATIONS

The following applications are a sampling of a few of the many TRIGAC uses. Each has an associated circuit board layout, parts list, and sufficient information for modeling the most common operating situations. The printed circuit board layouts, and parts lists appear in the Construction section.

The use of PC boards in testing TRIGAC circuits is encouraged - particularly if voltages higher than 24 VAC are to be used. When hooking up test systems with higher line voltages, the use of isolation transformers is recommended in the interest of safety.

A. ONE PHASE AC CIRCUITS (APP. 1-4)

APPLICATION 1 10, 110 VAC Single Threshold Control

This form of the TRIGAC control circuit requires the minimum number of external components.

Circuit operation will be explained in the context of a simple low cost temperature controller (a common application).

Assume that the input sensor is a PTC (Positive Temperature Coefficient) thermistor with an operating point resistance of about $5k\Omega$. Further, assume that it is in series with a potentiometer (temperature adjust pot) set at a value near $5k\Omega$. The value of R5 is then approximately $10k\Omega$ ($5k\Omega + 5k\Omega$). Then temperatures holding R5 below this value result in (+) input high or ON condition. Temperatures holding R5 above this value provides for an OFF condition. (See Section II)

The circuit's operation is not limited to temperature control – the input sensor could as easily be a photodiode, photoresistor, pressure transducer, moisture sensor, water level detector, or any other analog sensor with resistance values ranging from 200Ω to $40k\Omega$.



Application 1. 10, 110 VAC single threshold controller.

For applications with bridge arm resistance values differing from 10k, the important factor to keep in mind is the relationship:

$$\frac{R_3}{R_6} \le \frac{R_4}{R_5}$$

Note that one of these resistors would usually be a sensor in series with an adjustment potentiometer. Whenever the left hand term of this equation is larger than the right, the external power switch will receive a zero crossing gate drive from the TRIGAC. If the right hand term is larger, then no gate drive is supplied to the power switch. In practice, there will be a very small undefined area when the two input signals (pin 2 and 3) are within a few millivolts of each other.

In this case:

$$\sqrt{CC} \left[\frac{R_3}{R_3 + R_6} - \frac{R_4}{R_4 + R_5} \right] > 3 \text{ millivolts}$$

where $V_{CC} = 21V$

For most controls, this undefined region is too small to be significant.

APPLICATION 2 Single Phase, 110 VAC Dual Threshold Control (With Hysteresis)

The transfer characteristic, a square loop, with dual threshold "critical operating points", has been described by example in the Introduction and illustrated in Figure 6. In this case the input sensor values for both thresholds is set by the input bridge resistance values. The transition from the OFF to the ON states is determined by the relative values of R₃, R₄, R₅, R₆, and R₇ as discussed in Figure 5 of the Introduction.



Application 2. 1Φ , 110 volt dual threshold controller.

1. Transition from OFF to ON:

In this situation, the clamp transistor of Figure 7 is OFF, and the input bridge is a simple four-armed configuration with this relationship for bridge balance:

$$\frac{R_3}{R_6} \ge \frac{R_4}{R_5 + R_7}$$
 Condition for turn ON

When the bridge is unbalanced so that the left hand term is larger than the right, the TRIGAC will supply power to the gate of the power switch (triac or SCR).

When turn ON takes place, the input bridge will be unbalanced by an amount equal to the effect of replacing R7 with a VCE voltage drop.
2. Transition from ON to OFF:

Representing the effect of the clamp transistor in the circuit under consideration by inserting an equivalent resistor, R_7^* to replace R_7 :

$$R7^* = \frac{(R4 + R5)}{\frac{V_{CC}}{V_{CE} (sat)}} -1$$

This assumes that:

- a. Input bias current can be ignored.
- b. The circuit's offset voltage is zero.
- c. The TRIGAC's internal (VCC) is 21 volts.
- d. The clamp saturation voltage is VCE (sat).
- e. The value of R7 is large compared to R7*.

The condition for turn OFF now becomes:

$$\frac{R_3}{R_6} \stackrel{<}{=} \frac{R_4}{R_5 + R_7^*}$$

APPLICATION 3

14, 110 VAC Dual Threshold Control with Time Proportioning

The need for time proportioning (or for the ability to smoothly control the load power) can be appreciated if we consider the interaction between a control and the environment it controls. For instance, an example of a room temperature controller is seen in Application 3a.



Application 3a,

There are a number of time related factors associated with this layout. If we list them in approximate order of importance:

- T1 The primary path heat convection propogation time. (Period required for a step change in heat output at the heater element to change the temperature in the vicinity of the sensor.) Typically more than 2 minutes.
- T2 Response time for the temperature sensor to react to a step change in its ambient. (15 - 45 seconds)
- T₃ Lumped summary of other effects including: disturbances due to room air movement, boundary layer effects at the surface of the heater and the sensor secondary convection routes, changes in room heat loss due to external variations (outside temp, etc.).

 T_1 and T_2 are the dominant factors. A moment's reflection on the effect of the time delay between application of power to the heater and the responding resistance change in the thermistor sensor leads to the conclusion that the room's temperature must oscillate if power is applied in slowly cycling blocks of either full power or no power at all. This is illustrated in Application 3b.



Application 3b.

In many cases, tightened control of the hysteresis (S1-S2) will provide sufficiently accurate temperature control and time proportioning will not be needed.

However, in systems which will not tolerate the overshootundershoot excursions of the dual threshold control, time proportioning is necessary. In this case, the control should have a 'single valued' response for each possible input temperature. Time proportioning is similar in concept to the 'continuously variable control' in that the variation of the average power applied through a given input signal range (0 to 100%) is proportional to the sensor output.



Application 3c.

If this response (App. 3c) is compared to that given in Application 3b, the advantage of time proportioning is apparent. The time/temperature variation is smaller due to the fact that the system stabilizes at a condition in which the average room power input exactly balances the heat loss. Therefore, virtually steady state heat flow exists throughout the room. Circuits using phase control are capable of this feature, but have the disadvantage of high RFI/EMI generation. Since zero crossing control is by definition limited to turning the load supply ON and OFF at the zero crossing of the load current, it must switch in whole cycles only. Therefore, the one possible method for varying average load power input with zero crossing control is to control the *percentage* of the total number of available line whole cycles which are applied to the load. One form of this technique is called time proportioning.



Application 3d.

Its operation is illustrated in Application 3d. The top of this figure shows a room temperature control system in which the sensed temperature very slowly varies (possibly over a period of hours). Three representative conditions are selected:

- Case 1. Low room temperature the system calls for high heat.
- Case 2. Medium room temperature the system demand is for 50% heat.
- Case 3. High room temperature system demands low heat.

The first case is modeled by the signals shown in the second graph from the top. Note that the input temperature is represented by a straight line (the variation in this parameter is so slow that no slope is visible). The proportioning reference signal is represented by a "sawtooth" waveform. If the control system is arranged so that the load power is turned ON whenever the sawtooth reference is higher than the sensed room temperature, then the "load power" cycling period will occur as shown. It should be kept in mind that the switching rate of the load is very fast relative to the room's response. Therefore, the power "bursts" shown on these diagrams are seen by the room as continuous power input (represented by the dashed line). In this control condition the average load power is high, and the load is turned ON for a greater proportion of the time.

The second case (shown in the third graph from the top) is similar to the first, with the exception that the temperature signal is higher and the control demands less power. In this situation, the proportioning reference input is higher than the measured temperature for only half of the time – creating conditions which hold the load power for an identical period. In Case 2, therefore, the room receives an average power equal to half of the power available when the heater is on continuously.

The third case shows conditions when the input temperature is high and the load power demand is low. Here, the proportioning reference exceeds the sensed temperature only near the peaks of the sawtooth, and the load is switched ON for only a small percentage (or proportion) of the time. The time proportioning mechanism: Application 3e produces the transfer characteristic given in Application 3c, and shows how the power applied to the load is 'time proportioned' in order to control the average power output. The operation is implemented by simply generating a sawtooth waveform (analogous to the 'reference' waveform given in Application diagram 3d) through the use of an RC charging circuit and a constant voltage breakover trigger built into the TRIGAC. The sawtooth is then applied to the (+) input of the TRIGAC (pin 3) via a coupling resistor. The comparison room temperature signal is fed into the TRIGAC's (-) input (pin 2) in the manner used in Applications 1 and 2. Thus, electronic signals reproducing those shown in Application 3d are produced. The circuit is shown in Application 3f.



Application 3e,



Application 3f. Time proportioning control.

The sawtooth is generated by the 'relaxation oscillator' formed by Rg, C3, and a 6.6 volt (approx.) fixed threshold thyristor (of the type described on page 29) in the TRIGAC. If we start with Cg discharged, then charge current through Rg causes C3's voltage to increase during each positive excursion of the line voltage (when the 21 volt VCC is present). When the capacitor's voltage reaches the threshold 6.6 volts, the thyristor between TRIGAC pins 6 and 8 turns ON, and the capacitor is rapidly discharged to about one volt. The thyristor then loses latching current during a negative line half cycle, and C3 is again permitted to begin charging. The sawtooth thus generated across C3 is coupled to the pin 3 input of the TRIGAC by Rg. The µA742's input amplifier section treats the sawtooth generator output as an additional input signal, which produces a tendency for the system to proportionally switch the load for sensor input signals varying between S1 and S2.

This input signal's effect is set by the relationship of the resistance value of Rg to the other parts of the connected arms of the input bridge - Rg and Rg.

Since the time proportioning switch operates between two set points V₁, and V₂, (the turn ON and turn OFF voltages for the thyristor), and the value of Rg is typically at least ten times the value of the standard bridge input resistors (R₃ and R₆), then we can approximate the effect of the time proportioning switch's swing by saying that Rg is connected to ground at the end of the proportioning period (when the switch turns ON). During the rest of the time, Rg is driven by C₃'s rising voltage ramp. If this is the case, then:

$$\Delta V_{\text{pin 3}} = 21 \left[\frac{R_6}{R_3 + R_6} - \frac{R_6 //R_8}{R_3 + (R_6 //R_8)} \right]$$

Substituting values for those given in the Construction section:

$$\Delta V_{\text{pin 3}} = 21 \left[\frac{5k}{5k + 5k} - \frac{\frac{(10k)}{210k}}{10k + 9.53k} \right]_{R_8}^{R_3} = 10k\Omega}_{R_8} = 200k\Omega$$

= 21 (0.500 - 0.487)
= 0.237 volts

The circuit has a small resistor for the hysteresis function, R7. This is used to provide the system with some noise immunity, and should be used if any tendency to 'jitter' is observed with slowly rising ramp inputs from the time proportioning switch.

Note also that a resistor R₁₀ has been placed between TRI-GAC pin 5 (marked 'switch gate') and system ground. This resistor controls the switching sensitivity of the proportioning switch, and should be selected for values between 10k and 100k Ω . In addition, for control systems in noisy environments (or when switching inductive loads) a small capacitor may be required to suppress noise pickup at the input bridge. If this is the case, a .01µFd, 25V capacitor in parallel with R₁₀ should eliminate the problem.

APPLICATION 4

1 Operation with Transformer Isolation Between the Control Circuit and the AC Line

The form of the TRIGAC's output gate pulses and the nature of the synchronizing signal make DC isolated operation conven-



Application 4a. Transformer isolated circuit for resistive loads.

ient. Two systems are shown: for circuits which have resistive loads (the synchronizing signal exactly in phase with the line voltage), and for circuits with inductive loads (synchronizing signal time shifted from the line voltage zero crossing).



Application 4b. Transformer isolated circuit for inductive loads.

B. ACCESSORY CIRCUITS (APPLICATIONS 5-11)

The following circuits add to the flexibility of the four preceding Applications. Each circuit has a printed circuit board layout in conjunction with the Construction section of the Handbook with letter coded terminals that match directly with the PC board layouts for Applications 1, 2, and 3. Each accessory application has a separate part numbering system, so the parts list for each design should be consulted to avoid confusion.

APPLICATION 5 Output Pulse Amplifier

The TRIGAC produces an output pulse powerful enough for most currently manufactured triac and SCR power switches. However, there may be situations in which very insensitive power switches or loads with extremely slow current rise times will require longer and larger gate current pulses. This circuit produces 2 ampere 100 microseconds gate pulses for a typical triac and should be adequate for SCR's and triac's with current ratings of over 400 amperes.

In this circuit D₁, R₁, C₁, and zener diode D₅ form a 20 volt half-wave shunt regulated DC supply. (The circuit values are for a 110 VAC supply line.) Energy stored in C₂ is transferred via R₄ and the collector-emitter circuit of Q₂ into the attached triac or SCR gate terminal. In a normal operating sequence, the output gate pulse from the TRIGAC is fed into the base of Q₁. Q₁ then turns ON, forward-biasing diodes D₂, D₃, and D₄.



Application 5. Output pulse amplifier.

This places a fixed voltage between the (+) terminal of C₂ and the base of Q₂. This places a relatively constant 1.8 volts between the higher voltage side of R₄ and the base of Q₂. If we subtract from this the 0.6 volt V_{eb} of Q₂, then the remaining 1.2 volts will be maintained across R₄, and the emitter current will automatically be held at the value

1.2 R4

since for reasonably high gain transistors, $I_e = I_c$, the combination D₂, D₃, D₄, R₄, and O₂ form a constant current source which is switched ON whenever O₁ is turned ON by the TRI-GAC's output pulse. Note that the ON period for this circuit can be controlled by varying the size of the TRIGAC's storage capacitor (C₁).

APPLICATION 6 Output Pulse Amplifier (with Transformer)

This circuit produces amplified pulses of longer duration than those developed by Application 5. Also, it has lower power dissipation and lower cost for high volume control systems.

It produces output pulses which typically have a 2 ampere peak current with relatively linear decay to 1 ampere within 500 microseconds. The arrangement is basically simpler than that used for Application 5, but does not have the constant current feature. Therefore, the output current is more dependent upon the power switch gate's terminal characteristics. For this reason, the circuit's output waveform should be checked with the particular SCR or triac to be used.

Power for the circuit is supplied by the stepdown transformer T₁ (a common 6.3 volt filament transformer), the full wave rectifier bridge formed by diodes D₁, D₂, D₃, D₄, and capacitor C₁. When an output pulse is received from the μ A742 via R₁, transistor Q₁ is turned ON. Q₁'s collector current provides base drive (through R₂) to PNP transistor Q₂. Q₂ is the output switch, and transfers energy from C₁ into the gate of the external power thyristor. During the output pulse, the increased voltage at Q₂'s collector provides some added base



Application 6a. Long duration pulse amplifier.



Application 6b. Output pulse waveshape,

drive for Q_1 via the R₃-R₄ divider. This has an effect identical to the thyristor action described on page 28, and causes the Q_1 - Q_2 transistor pair to latch ON until C₁ has been partially discharged. When the current supplied by C₁ has fallen to a value below that required to hold Q₁-Q₂ in latch (about 1 ampere), the transistor pair turns OFF, and C₁ is recharged by the power supply. Note here that the energy contained in each output pulse is set by the voltage change C₁ experiences during the pulse. The rate of discharge of C₁ is set mainly by the triac's input characteristics. Also, the TRIGAC only serves to initiate the output pulse for this arrangement, and does not set the resultant Q₂ ON time. For this reason, the circuit is useful when it is desirable to lower the TRIGAC circuit's C₁ (the charge capacitor) — a good feature when driving insensitive gate load switching thyristors in 400Hz systems.

APPLICATION 7 Output Pulse Inverter

Some triacs, such as the "logic-triac" require negative gate pulses for proper full wave operation. Since the TRIGAC produces positive pulses, this circuit is included in the Handbook as an output pulse inverter for control systems using negative gate thyristors. The circuit's operation: D₁, D₃, R₁, and C₁ form a zenerstabilized 20 volt half-wave supply for the inverter. Output pulses from the TRIGAC's pin 11 are fed through R₂ into the emitter of Q₁ – permitting conduction in Q₁'s collector. This in turn supplies base drive to Q₂ through D₂. Q₂ is then turned ON, discharging the energy stored in C₁ in the form of negative triac gate current. The duration of this pulse is set by the TRIGAC's output pulse, and may be varied by adjusting the value of R₂ or the size of the TRIGAC circuit's (C₁). D₂ prevents reverse breakdown of Q₂'s emitter-base junction.



Application 7. Output pulse inverter.

APPLICATION 8 Period Extender for Time Proportioning

It is occasionally necessary to extend the period for the time proportioning^{*} form of operation (to model external system time constants, for instance). The circuit given in this Application will provide a proportioning time base input for the TRIGAC with a period of up to 1½ minutes.



Application 8. Long "90 second" time proportioning.

The time base for the sawtooth waveform is generated by the RC charge circuit formed by R1 and C2. Charge from the TRI-GAC's V_{CC} (21 volt) supply is supplied via forward biased D1 for this purpose. Tracing a standard operating cycle for generating the sawtooth:

- Assume that C₁ is charged and C₂ discharged. Current through R₁ caused C₂'s voltage to rise at the rate set by R₁, C₂.
- This rising voltage is presented to the base of the Q₃ emitter follower, which holds the positive terminal of C₃ to within 0.6 volts of C₂.
- The time rise of C₂ is then reflected as an equal increase in C₃'s voltage, which is coupled by R₅ to the (+) input of the TRIGAC.
- 4. When C3's voltage has reached the breakover value of the TRIGAC's internal threshold thyristor, it is rapidly discharged via the path formed by pins 6 and 8 of the TRIGAC (the internal thyristor) and resistor R4. Discharge current flows through R4 in the direction shown by the arrow.
- The charge-discharge fluctuation in the voltage of C3 generates a sawtooth waveform which functions in exactly the same manner as the shorter period sawtooth described in Application 3. R5 couples this into the (+) input of the TRIGAC.
- The remaining components have the function of resetting the charge in C₂ to approximately zero during the C₃ discharge. The method:
 - a. During the charging interval: Current through R₃ is shunted to ground by the drain-source circuit of Ω_2 , a junction field effect transistor. (For the purpose of this discussion, Ω_2 may be regarded as simply a resistor of about 125Ω when zero or a positive voltage is applied to its gate. However, when a negative gate voltage of sufficient magnitude is applied, its drain-source terminals become essentially open-circuited.)
 - b. During the discharge interval: C3's discharge current through R4 produces a negative gate voltage for Ω_2 causing a sharp rise in the drain-source resistance. The current through R3 is then routed via R2 into the base of Ω_1 . With Ω_1 turned ON, C2 is reset via Ω_1 's collector emitter terminals.

Diode D₁ and capacitor C₁ serve to maintain the V_{CC} supply for this part of the circuit during the line voltage's negative cycles (when the TRIGAC's V_{CC} is not present).

APPLICATION 9

Initial Cycle Delay

A number of common AC loads have magnetic structures which are capable of being saturated during the first cycle after turn ON. Loads of this type include:

> welding transformers large standard transformers variable autotransformers ("Variacs") large motors.

This first cycle magnetic saturation results in a very sharp rise in load current just after the application of power. This phenomenon, often an unrecognized problem, can cause failure of the power switching thyristor (triac or SCR). For instance, the waveforms shown in Application 9a were taken with a standard 10 amp bench autotransformer.

^{*}See Application 3.



Application 9a, Typical initial cycle transients.

Note that by delaying the start of the first cycle turn ON of the triac by about 4 milliseconds, the surge transient has been reduced from 43 amperes to just about 0.3 amperes.

We may logically explain the use of initial cycle delay in this manner: If we plot steady state operating conditions for an inductive load, Application 9b results.

The three possible operating conditions are shown in this diagram. In the first plot, the steady state (normal) condition shows that there is a positive current in the load at the extreme left of the diagram. This current crosses zero at approximately the peak of the negative half cycle and then reverses to reach a peak in the negative direction at the same time as the applied voltage's positive going zero crossing. The initial positive current represents an energy storage condition in the load's core structure that "prebiases" the load with a field which is reversed by the negative half cycle of the applied line voltage.

If we compare this with the center diagram (starting from the OFF condition), we see that no such "prebias" exists. In this case, the magnetic structure receives a full 8.3 milliseconds of applied negative voltage. The current flow for the first quarter cycle of this operation is loosely analogous to time span A-B in the first graph. However, in this case the applied line voltage does not reverse at the end of a quarter cycle, but continues with the same negative polarity. Therefore, after the first quarter cycle, further application of negative line voltage results in a rapid increase in load current, as shown. This causes an increase in magnetic flux until the core's saturation level is reached. The condition can be destructive to the triac power switch, particularly if it coincides with a negative line transient.



Application 9b.

The bottom plot demonstrates the effect of the initial cycle delay. A comparison of the top and bottom plot shows the similarity in the load current/flux condition. We have applied negative current to the load at approximately the same time that its current would have crossed zero when operating in steady state conditions. The load receives only about 4 milliseconds of applied negative voltage before the line reverses polarity. Numerous experiments have shown that this approach can reduce the turn ON transient to almost the same level as the steady state operating current. The RFI/EMI (ElectroMagnetic Interference) that would normally be generated by switching in midcycle is avoided because the fluxfree load acts as its own inductive EMI filter during initial turn ON.

This circuit blocks the first synchronizing signal to the TRI-GAC's pin 10 terminal until the middle of the first negative line half cycle has been reached.







Application 9d.

If we assume that the triac is OFF (there are no gate pulses from the TRIGAC), approximately full line voltage will be developed across its T1-T2 terminals. R4 and C1 will then form a phase shift network which generates a 90° phase shifted voltage across C1. This voltage is applied via R5 to the gate of Q2, a P channel junction field effect transistor. A bias network formed by R2 (connected to L1) and Q2's drain-source terminals drives the base of Q1 during the periods in which the



Application 9e.

 R_{ds} value of Q_2 is high. These conditions are illustrated in Application 9d. In this circumstance, the circuit produces a synchronizing signal that is delayed by approximately 90° from the line voltage zero crossing. This condition continues until the TRIGAC's input amplifier calls for the application of gate drive to the triac power switch.

When this occurs, the waveforms shown in Application 9e are generated. Here the circuit works as before until the drive to R4 is interrupted by the triac's low saturation voltage (about 2 volts). There is now insufficient drive for the R4, C1 phase shift circuit to apply turnoff voltage to the gate of Q2. The FET then stays permanently ON, holding Q1 OFF. With Q1 turned OFF, R1 and R3 act as the normal synchronizing drive resistor (which is given as R1 in the schematics for Application 1, 2, 3, and 4).

An additional note: The divider formed by R_1 and R_3 limits the V_{CE} voltage applied to Q_1 . R_1 also acts as a divider together with the TRIGAC's internal input resistors to prevent false application of the synchronizing signal. For optimum performance, the circuit's phase delay should be matched to the load. For this purpose, potentiometer R_4 is provided.

APPLICATION 10

Sensor Failure Detection Circuit - Failsafe Operation

In many control systems the failure (short or open circuit) of an input sensor can cause a dangerous condition. For instance, a heating control with an NTC (Negative Temperature Coefficient) sensor would interpret shorted thermistor leads as a very high sensed temperature and would interrupt the application of power to the load. This could be regarded as a 'failsafe' condition since furnace oven temperature (and the resultant fire or explosion hazard) is avoided. However, if the same NTC sensor fails in the 'open' condition (due to lead wire breaks, etc.) the control system would respond as if to a low temperature, and power would be continuously applied to the load. In this case, an open sensor detector is required to protect the system against the resulting dangerous condition.





In general, both types of sensor – NTC and PTC – have one failure mode which is subject to interpretation by the control system in a dangerous manner. If we assume that the 'output thyristor OFF' condition is safe, then the unsafe modes would be:

Sensor Type	Unsafe Failure
NTC	Open Circuit
PTC	Short Circuit

The two circuit modifications of the TRIGAC's input bridge shown are suggested to handle these conditions. Of course, other control situations (e.g. airconditioners or motor controls) will require a different combination of these two circuits. The important point is that these two techniques may be applied to detect either of the two possible dangerous conditions – short or open circuit.

During normal operation, Q_1 is held in the saturated ON condition by the current through R₂. This provides enough base drive to apply V_{CC} (minus Q₁'s V_{CE} (sat)) to R₁. R₆ (about 50k Ω) is too high to seriously affect the circuit's operation. If R₂ (which includes the sensor) should open, then base drive for Q₁ is interrupted, and the transistor turns OFF. With Q₁ OFF, there is no voltage supply for R₁, and the (+) input (pin 3) voltage falls. At the same time, R₆ applies a positive voltage to the (-) input. This fulfills the condition given on page 6, (+) input lower than the (-) input for the TRIGAC's OFF state and insures that no gate drive will be delivered to the power switching thyristor – a 'safe' condition.



Application 10b. Shorted sensor detector.

The circuit for the shorted sensor detector is shown in Application 10b. When the sensor arm of the input bridge is shorted, zener diode D₁ limits the TRIGAC's V_{CC} voltage by shunting the IC's internal zener regulator. In this case, the TRIGAC's internal circuitry will prevent turn ON of the input amplifier, and thereby prohibit charge transfer into the C₁ storage capacitor.

It may be necessary to shift the values of R₄ and R₅ so that the (+) input will not exceed 10 volts under normal operating conditions. No circuit layout is given for this in the Construction section, since it only involves adding a zener diode in parallel with one of the input bridge resistors for the printed circuit boards given for Applications 1, 2, 3, and 4.

APPLICATION 11

Time Delay 'Relay' Circuit

There are many possible ways in which the TRIGAC's flexible input bridge may be used to generate a time delay function. One of the most common utilizations would be the 'time delay relay' which is illustrated in Application 11. This circuit holds the TRIGAC in the OFF state for a controlled time after switch S1 has been opened.





If we assume that S₁ is in the 'Reset' position, R₅ holds the C₂ voltage to within one volt of ground. This will hold Q₂ in the OFF condition, effectively lowering the TRIGAC's (+) input to near ground. At the same time the voltage divider formed by R₁, R₂, and R₃ holds the (-) input near 10 volts. The TRIGAC will therefore be held in the OFF condition.

When the switch is moved to the 'Time' position, C_2 is charged by current through R_6 . The emitter voltage of O_1 will correspondingly increase along with the C_1 voltage until the (+) input (pin 3) voltage is within several millivolts of the (-) input. At this point, the TRIGAC switches into the ON state, and gate C_2 voltage will continue to rise until it stabilizes at some higher value.

The circuit's C_2 turn ON voltage is set primarily by the resistor values in the bridge biasing the (-) input (pin 2):

$$V_{turn ON} \cong V_{CC} \frac{R_2 + R_3}{R_1 + R_2 + R_3} + V_{beQ_1}$$

Where V_{CC} \cong 21 volts

Test results for the circuit values given in the Construction section:

R ₆	C2	Time delay
4.7 megohm	1.0µFd	5 seconds
10 megohm	1.0µFD	10 seconds
4.7 megohm	25µFd	150 seconds

When S₁ is returned to the 'Reset' position, C₂ is discharged through R₅. The value for R₅ given in the construction section is small – for rapid reset of C₂. However, if a time delay on turn OFF function is desired, R₅ may be increased. In this case, C₂ would be discharged at the rate determined by the R₅C₂ product. The C₂ voltage level for turn OFF would then be approximately:

$$V_{turn OFF} \cong V_{CC} \frac{R_2}{R_1 + R_3} + V_{beQ_1}$$

Where V_{CC} ≅ 21 volts

VbeQ1 ≈ 0.5 volts

 D_1 and C_1 provide the timer circuit with a half-wave rectified DC supply.

When the C₂ voltage has reached this level, the TRIGAC will be held in the OFF condition until the switch is again moved to the 'time' position.

There are three threshold detection methods for generating various simultaneous time delay functions with the TRIGAC:

- Normal input voltage level detection (as used in this application).
- Use of the clamp transistor (pin 7) to generate a second turn OFF level by unbalancing the input bridge by a controlled amount.
- Use of the TRIGAC's internal 6.6 volt proportioning switch (pin 6).

Combinations of these features will produce control functions such as the one shown here.

Also, automatically repeated time functions are possible.





C. THREE PHASE AC CIRCUITS

This section shows the μ A742 TRIGAC in two three-phase circuits. The first, Application 12, uses three TRIGAC's, two of which are 'slaved' to the lead unit. The configuration permits turn ON of the three supply lines (for either Y or Δ connected loads) in a 1-2-3 sequence. The second circuit gives complete control for a three-phase Y-connected load from the center of the Y. The three power switching thyristors are placed adjacent to the center (neutral) which is used as a common circuit ground – analogous to L₂ in the single-phase circuits.

Both applications lend themselves to most of the features available with Applications 1, 2, 3, 4 and the Accessory circuits. For instance, the addition of long period time proportioning (Application 8) or sensor failsafe (Application 11) should simply require small modifications of the 'lead' TRIGAC's input bridge.

APPLICATION 12

 $3\Phi,$ 208 VAC Dual Threshold Control with Time Proportioning – for Y or Δ Loads

This circuit supplies all of the features outlined in the discussion for Application 3. The values given in the Construction section have been tested in a 24kVA industrial application. With suitable variation in the voltage level shifting resistors (R's 11 through 21) the circuit will operate on three-phase line voltages ranging from 24 to 440 volts.



Application 12.

TRIGAC1 is the lead device. Its operation may be calculated with the same input bridge design formulas given in the discussion for Applications 2 and 3. The unit's V_{CC} supply is derived from a common buss fed by diodes D1, D3, and D5, and resistors R13, R18, R21. Level change from the buss for TRIGAC1 is via R20. The synchronizing signal is through R19. The circuit also has time proportioning (explained in Application 3), which is accomplished by R10, C3, R3. False firing of the time proportioning switch is controlled by R4 and C1. The input bridge consists of R2, R1, (on the printed circuit layout) and external resistors R22, R23, and R24.

The IC's output pulses are coupled via T_1 's two secondary windings into the gate of the L₁ triac, Q₃, and into the input of the following TRIGAC₂. The triac's gate terminals are transient-protected by using shielded wire for gate leads with the shields connected to the adjacent TRIGAC- triac pair's ground reference (L₁ in this case). If we assume that TRIGAC₁ has just begun an ON cycle, then the gate pulse from it will be coupled via T₁ into an input filter for TRIGAC₂ which consists of D₂, R₆, and R₇. This presents a positive voltage to pin 3 (the (+) input), which causes TRI-GAC₂ to supply gate drive to the L₂ triac, Q₂.

As Q_2 receives its gate drive, a second inter-TRIGAC input pulse is carried forward via T_2 to TRIGAC₃, which then turns ON at Q_1 's next zero crossing. Since there is no return connection between TRIGAC₃ and TRIGAC₁, the sequence ends here.

Thus for each ON command from TRIGAC₁, each of the following TRIGAC's deliver a full 360° input to the load.

One additional note: For systems in which the center of the Y is ungrounded, or for Δ loads, the voltage of the three terminals entering the load block (the triac leads most remote from the gate) is relatively undefined (the load block "floats"). Therefore, a source for triac latching current during the initial turn ON of TRIGAC1 must be supplied. This is done by using the half wave charge-discharge network formed by R16, R17, D6, D7, and C9. When all of the triacs are OFF, C9 is charged to approximately the peak L1 to L2 voltage. When the first turn ON gate signal is applied, C9 is discharged via R17 and D7 to supply triac holding current.

APPLICATION 13

$3\Phi,$ 110 VAC, 400Hz Dual Threshold Control with Single TRIGAC for Y Loads

This applcation offers the lowest possible cost dual threshold control for three phase operation.

Diodes D₁, D₂, and D₃ act as three-phase rectifiers driving R₁ for the TRIGAC power supply signal. R₂, R₃, R₁₀, and R_{SI} comprise the TRIGAC's input bridge, with R₁₁ acting as the hysteresis control resistor. Since the operation of the two level hysteresis control has been dealt with in the Introduction and in the discussion in Application 2, it will not be covered here.



Application 13.

This control's operation differs from the description given in Application 2 only in these respects:

- The V_{CC} supply is always present (there is no 'idling' interval for the input amplifier section).
- There are three times the normal number of synchronizing signals (derived from the three triac T₂ terminals).
- Current sharing resistors are required in series with the gates of each of the load switching triacs.
- Because the TRIGAC's output current is shared by three gates, only sensitive gate triacs should be used.

The syncronizing signals are derived from the triac remote terminals via resistors R4, R5, and R6. The output gate drive current sharing resistors are R7, R8, and R9. C2 is the gate drive charge storage capacitor while C1 serves the memory capacitor function.

D. DC CIRCUITS

The TRIGAC has been designed primarily for operation directly from the AC line. However, its internal circuitry (see page 8) also permits operation with a fixed DC V_{CC} supply. In fact, the DC V_{CC} supply offers a number of advantages:

- Convenient interfacing with external DC powered driving circuits.
- Increased system noise immunity (due to the DC supply's filtering).
- Increased gate output pulses for use with very insensitive triac or SCR thyristor power switches. (See the μA742 data sheet).
- Operation with very capacitive loads.
- 5. Operation with supply line frequencies above 400Hz.

Almost all of the features listed in Applications 1 through 13 may be applied with the DC supply. However, the modifications suggested below should be used.

 Supply Circuit Changes: The AC line supply resistor from L₁ to TRIGAC pin 13 should be disconnected from the line and a new value selected. (This is shown as R₂ in Applications 1, 2, 3, and 4.) Its size should be chosen so that a current of 12 milliamperes is available for pin 13:

$$R_{2dc} = \frac{V_{dc} - V_{CC}}{I_{supply}} = \frac{V_{dc} - 21}{.012}$$
 Where V_{dc} is given in volts

The circuit will operate with V_{dc} supplies ranging from 24 to 440 volts.

2. Circuits using relaxation oscillators: Several of the time proportioning and time delay configurations may encounter latch-up problems with the internal switch (pins 6 to 8). If this occurs, the switch's sensitivity may be decreased by lowering the resistor between the switch gate (pin 6) and ground (pin 8). This will also increase the current required to turn the switch ON and may force some compromises in the RC period. The effect, however, should not be serious.

E. CONSTRUCTION

This section includes the parts lists and the component location diagrams for all of the Applications described in parts IV A, B, and C or the Handbook.





Application 2 and 3.

APPLICATION 4

Use the PC board supplied for Applications 2 and 3, and mount isolating transformers off the board.

ACCE	SSORY CIRCUIT APPLICATION 5
Part Number	Description
R1	2kΩ 5W Wirewound
R ₂	270Ω 1/2W
R3	10Ω 1/4W
R4	.5Ω 1/2W
C1	20µF 50V Electrolytic Capacitor
C2	25µF 25V Electrolytic Capacitor
D1	1N 4004 (or equivalent)
D2, D3, D4	FAIRCHILD FD 222 (or equivalent)
D5	1N 3796 (20V 1.5W Zener)
01	FAIRCHILD SE 6002 (or equivalent)
02	FAIRCHILD SE 8510 (or equivalent)
	D1
Α	- e He p
	-17-







Application 5. Gate pulse amplifier.

ACCESSORY CIRCUIT APPLICATION 6

Part Number	Description
R1	27Ω 1/4W 10%
R ₂	20Ω 1/4W 10%
B3	270Ω 1/4W 10%
R4	120Ω 1/4W 10%
R5	1Ω 1/2 10%
C1	100µF 25V Electrolytic Capacitor
D1, D2, D3, D4	Silicon diode In2069 (or equivalent)
D5	FAIRCHILD FD222 (or equivalent)
01	FAIRCHILD 2N3642 (or equivalent)
02	FAIRCHILD SE8510 (or equivalent)
T1	110V/6.3V 1 Amp Filament Transformer





0

1



Application 6. Output pulse amplifier (with Xfmer).

ACCESSORY CIRCUIT APPLICATION 7

Part Number	Description
R1	5kΩ 5W
R ₂	27Ω 1/4W 10%
C1	5µF 25V Electrolytic Capacitor
D1	1N2070 (or equivalent)
D ₂	FAIRCHILD FD222 (or equivalent)
D ₃	1N4747 20V Zener Diode (1W)
01	2N3638 (or equivalent)
Q2	2N3642 (or equivalent)









ACCESSORY CIRCUIT APPLICATION 8

Pa

rt Number	Description
R1	3.9MΩ 1/4W
R ₂	10kΩ 1/4W
R3	47kΩ 1/4W
R4	270Ω 1/4W
R5	330kΩ 1/4W
C1	.47µF 25V Ceramic Capacitor
C2	25µF 25V Electrolytic Capacitor
C3	1µF 25V Electrolytic Capacitor
D1	FAIRCHILD FD222 (or equivalent)
01	FAIRCHILD SE6002 (or equivalent)
02	2N5163 (or equivalent)
03	FAIRCHILD SE4010 (or equivalent)





ACCESSORY CIRCUIT NO.8







Application 9. Initial cycle delay diagram.

1/4W

1/4W

desired)

(increase if more hysteresis is

 $10k\Omega$

 $10k\Omega$

100Ω

R1

R₂

R3

R4

R5







Application 10, Open sensor detector,

ACCESSORY CIRCUIT APPLICATION 10 Part Number Description 10kΩ 1/4W Sensor (NTC) & adjust Pot. (Total of 10kΩ)

ACCESSORY CIRCUIT APPLICATION 11

art Number	Description
Rt	47kΩ 1/4W
R2	100kΩ 1/4W
Ba	1kΩ 1/4W
R4	47kΩ 1/4W
Rs	100Ω 1/4W
Re	Timing Resistor (See Text)
C1	10µF 25V Electrolytic Capacitor
C2	Timing Capacitor (See Text)
Di	FAIRCHILD FD222 (or equivalent)
01	FAIRCHILD SE4010 (or equivalent)
S1	SPDT Switch







PARTS LIST, THREE PHASE CONTROL SYSTEM (PRINTED CIRCUIT BOARD)

Part Number	Description
C1	.01/200V Mylar Capacitor CDE MCR-2S1
Co	.0/100V Mylar Capacitor CDE MCR-2P1
C3	5/50V Electrolytic Capacitor Sprague
	TE-1303
CA. CA. CR	.47/100V Mylar Capacitor CDE MCR-2P47
C5, C7	.047/100V Mylar Capacitor CDE MCR-2S47
D1, D2, D3	
D4, D5	FAIRCHILD FD-333
IC1, IC2, IC3	μΑ742
R1	39k 1/4W 10% Resistor
R ₂	10Ω 1/4W 10% Resistor
R3	220k 1/4W 10% Resistor
R4, R5	680Ω 1/4W 10% Resistor
R6, R8	47k 1/4W 10% Resistor
R7, R9	10k 1/4W 10% Resistor
R10	22k 1/4W 10% Resistor
T1, T2	Sprague 11Z13 Pulse Transformers

PARTS LIST, THREE PHASE CONTROL SYSTEM

(OFF-BOARD CIRCUITRY)

Part Number	Description
Cg	20/450 Electrolytic Capacitor/Sprague TVA-1709
D6, D7	1N4004
01, 02, 03	2N5445 RCA Triac
R11, R14, R19	15k 5W Resistor, Dale RH-5 15k
R12, R13, R15	
R18, R21	10k 5W Resistor, Dale RH-5 10k
R16	25k 5W Resistor, Dale RH-5 25k
R17	1.5k 1/2W 10% Resistor
R20	1k 5W Resistor, Dale RH-5 1k
R22	1k 10 Turn, Linear Taper Pot

PARTS LIST, THREE PHASE CONTROL SYSTEM (MISC. COMPONENTS)

Quantity	Description
1	Cinch-Jones 3-140 Barrier Strip
2	Cinch-Jones 4-150 Barrier Strip
3	Wakefield NC 432k Heat Sinks
3	Marco-Oak VM-308-8 Pilot Lamps
1	Vernier Dial, Microdial 1370 or equivalent
12	Wakefield 103 Heat Sink Insulators
12	3/8" x 1/4, Tapped 6-32 Spacers for Above
1	BUD CU-622 Chassis
1	BUD PA-1138 Panel

Application 11. Time delay relay.

Application 12. Three-phase controller Y or Δ .



.

0





Application 12. Three-phase controller Y or Δ .

APPLICATION 13

3D CONTROLLER, SINGLE TRIGAC

Part Number	Description
C1	.1/100V Mylar Capacitor
C2	.22/100V. Mylar Capacitor
D1, D2, D3	1N4004 Diode
IC1	FAIRCHILD µA742 "TRIGAC"
R1, R4, R5, R6	10k, 2W, 10%
R2, R3	10k, 1/4W, 10%
R7, R8, R9	24Ω, 1/4W, 10%
R10	"Set Control", 10k Pot
R11	Hysteresis Control Selected Value
S1	Sensor, Nom, Value = 10k, External





Application 13, Three-phase controller - single TRIGAC.

V. MISCELLANEOUS

A. USE OF THE TRIGAC WITH NONRESISTIVE LOADS

A few comments are necessary on use of the TRIGAC with inductive or capacitive loads.

Capacitive Loads

For capacitive loads with leading current phase angles of more than 10°, the TRIGAC should be operated from a DC supply. (DC supply operation is covered in section IV-D of the Handbook.) Particular care should be taken with loads of this type to prevent destruction of the power thyristor due to excessive di/dt current rise just after turn-ON. This factor may dictate the use of two SCR power switches (for bidirectional control) or a series saturable reactor to restrict turn-ON current rise.

The limiting factor for the TRIGAC when operating with capacitive loads is whether or not time is available under all operating conditions to charge the storage capacitor, (C₁ in Applications 1, 2, 3, and 4) to its peak voltage. This must be done before the first trigger pulse is required after the line voltage has dropped below +21 volts (during its positive excursion). See also the following note on inductive loads for information on added external components.

Inductive Loads

Operation of the TRIGAC with inductive loads requires special treatment in two areas: proper limiting of the rate of rise of the power thyristor's T_2 - T_1 voltage, and control of the effect that this has on the TRIGAC's synchronizing signal.

When switching a resistive load, the power thyristor experiences a zero crossing transient turn-ON voltage that rises at the rate:

$$\frac{dv}{dt} = (2\pi F) (VP_{line}) \quad Where \frac{dv}{dt} \text{ is in volts/second} F is in line frequency in Have VP_{line} = 1.41 V_{lineRMS}$$

For a 110 VAC, 60Hz supply voltage, a dv/dt value of approximately 0.06 volts/microseconds is produced. However, inductive loads produce transients with much greater rates of rise. Figure A shows typical turn-OFF conditions:

During turn-OFF, the T₂ voltage of the triac attempts to instantaneously rise to the line voltage as the current waveform crosses zero. A check of Figure A shows that this can coincide with the peak of the applied line voltage. In this situation, the only limitation on the rate of rise of T₂ is the stray capacitance in the load and in the triac. This rate of rise, which can be higher than 10 or 20 volts/microsecond, is so high that it tends to be coupled internally in the triac in such a way that the unit is continuously held ON. Triac specification sheets generally set the critical value for this internally coupled turn-ON under the heading "dv/dt (commutating)" and include with it a recommended value for an external RC suppression network of the configuration shown in Figure A. Presently available triacs are capable of turning OFF reliably with transients ranging from 2 to 5 volts/microsecond.

The very high dv/dt appearing at the T₂ terminal is coupled to the TRIGAC via the synchronizing signal resistor, R₁. Because this rapid rate of rise may cause malfunction of the TRIGAC's



Fig. A. Turn OFF transient - inductive load.

synchronizing switch, an additional terminal has been supplied for the required suppression. This terminal, the 'sync gate' (pin 9) provides correct operation with most inductive load situations when a 0.1μ Fd, 25 volt capacitor is connected between it and ground (pin 8). This capacitor may also be useful when very noisy line conditions present unwanted signals at the synchronizing terminal.

B. A NOTE ABOUT THYRISTOR TYPE STRUCTURES

Since an understanding of thyristor cells is required before the TRIGAC and its associated ciruits can be properly grasped, this brief review is presented. (See Figure B-1)



Fig. B-1. The basic thyristor - integrated circuit cell.

This circuit operates according to the equation:

 $IANODE = \frac{ICB0_1 + ICB0_2 + \alpha I Gate_1 + \alpha 2 I Gate_2}{1 - (\alpha_1 + \alpha_2)}$

(where gate currents in the direction of the arrows are positive)

The relationship between α_1 , α_2 and the respective collector currents can be illustrated by a graph of the type shown in Figure B-2.





As current of the sense shown by the arrows applied to either gate $(1_{G_1} \text{ or } 1_{G_2})$ increases, the collector current for both transistors rises until the term $(1_{G_1} + 1_{G_2})$ approaches 1. At this time the right hand side of equation (1) rises rapidly and anode current is limited mainly by external circuit resistance.

A better 'feel' for these events can be had from inspection of the circuit:

- Assume that there is no connection to Gate2, that the anode terminal of the transistor pair is blocking a positive voltage, and that a current in the direction of the arrow is slowly applied to the Gate1 terminal.
- As this gate current is increased from zero, transistor Ω₂ will be gradually turned ON. However, since there is no connection to Gate₂, Ω₂'s collector current also serves as the base current for Q₁.
- This results in the slow turn ON of Q1. Now the base drive for Q2 has two sources: The original gate drive and Q1's collector current.
- The additional increment of Q₂ base current due to the Q₁ collector current, causes Q₂ to turn even further on, and results in a stronger base drive for Q₁.
- A rapid escalation of the two base-collector current drives both transistors into virtual saturation, and the voltage at the anode collapses.

For most practical purposes, the anode-cathode circuit has transformed from a condition analogous to an open switch to a low impedance "closed circuit".

The overall transfer characteristic of the circuit is represented in Figure B-3.



Note that if gate drive to the circuit is removed after turn-ON, the thyristor will continue to conduct. However, if anode current is subsequently lowered to a value below that required to hold both transistors in 'latch', then the unit will return to its OFF or open circuit condition. This current is identified as I_{HO} on the transfer characteristic.



Fig. B-3. Thyristor transfer characteristic.



Fig. B-4. ON condition equivalent circuit.

For the time proportioning mode of operation, a switch with an accurately controlled turn-ON voltage is required^{*}. This is represented in the thyristor-two transistor analogy by adding a zener diode to the Gate2 terminal. (See Figure B-5)





Current through the zener will now be equivalent to applied drive to Gate₂. The thyristor will then turn ON whenever its anode voltage exceeds the Q₁ V_{BE} voltage plus the breakover voltage of the zener. Since both of these voltages are predictable and repeatable under normal circuit operating conditions, the thyristor-zener serves as a stable threshold switch.

^{*}For a detailed discussion of the time proportioning function see Application 3.

C. FULL WAVE OUTPUT POWER SWITCHES FOR USE WITH THE TRIGAC

All of the switches shown below will produce reliable ON - OFF full wave zero control when used together with the TRIGAC output (pin 11) pulse.



Two of the circuits listed rely on the 'third quadrant' operation of SCR's as remote-based PNP high voltage transistors. For a more detailed treatment of this technique, request FAIRCHILD Application Brief 114 – 'A New Gate Drive System for Bidirectional SCR Circuits'.

FAIRCHILD SALES OFFICES

HUNTSVILLE, ALABAMA

2109 W. Clinton Bldg. 35805 Suite 420 Tel: 205-536-4428 TWX: 810-726-2217

PHOENIX, ARIZONA 301 West Indian School Rd. 85013 Suite 103 Tel: 602-264-4948 TWX: 910-951-1544

LOS ALTOS, CALIFORNIA

Village Corner, Suite L El Camino and San Antonio Rds. 94022 Tel: 415-941-3150 TWX: 910-370-7952

LOS ANGELES, CALIFORNIA

6922 Hollywood Blvd. 90028 Suite 818 Tel: 213-466-8393 TWX: 910-321-3009

DENVER, COLORADO

2765 South Colorado Blvd. 80223 Suite 204 Tel: 303-757-7163 TWX: 910-935-0706

FT. LAUDERDALE, FLORIDA

3440 N.E. 12th Ave., Rm. 2 33308 Tel: 305-566-7414 TWX: 510-955-9840

ORLANDO, FLORIDA

7040 Lake Ellenor Dr., Rm. 130 32809 Tel: 305-855-8012 TWX: 810-850-0152

ATLANTA, GEORGIA

1800 Peachtree Center Building 230 Peachtree Street N.W. Tel: 404-688-5071 TWX: 810-850-0152 ELMWOOD PARK, ILLINOIS 7310 West North Avenue 60635 Tel: 312-456-4200 TWX: 910-255-2064

BLADENSBURG, MARYLAND 5809 Annapolis Road, Suite 408

Bladensburg, Md. 20710 Tel: 301-779-0954 TWX: 710-826-9654

BOSTON, MASSACHUSETTS 167 Worcester Street Wellesley Hills, Mass. 02181 Tel: 617-237-3400

TWX: 710-348-0424

24755 Five Mile Rd. 48239 Tel: 313-537-9520 TWX: 810-221-6936

MINNEAPOLIS, MINNESOTA 4901 W. 77th Street 55435 Room 104 Tel: 612-920-1030 TWX: 910-576-2944

ALBUQUERQUE, NEW MEXICO Suite 1216 First National Bank, Bldg. E 5301 Central N.E.

Fist National Bank, blog. 5301 Central N.E. Albuquerque, N.M. 87108 Tel: 505-265-5601 TWX: 910-989-1186

JERICHO, L. I., NEW YORK 50 Jericho Turnpike 11753 Tel: 516-334-8500 TWX: 510-222-4450

POUGHKEEPSIE, NEW YORK 44 Haight Avenue 12603 Tel: 914-454-7320 TWX: 510-248-0030

SYRACUSE, NEW YORK

333 E. Onondaga Street Syracuse, N.Y. 13202 Tel: 315-472-3391 TWX: 710-541-0499

DAYTON, OHIO

5055 North Main Street 45415 Suite 290 Tel: 513-278-8278 TWX: 810-459-1803

JENKINTOWN, PENNSYLVANIA

100 Old York Road 19046 Tel: 215-886-6623 TWX: 510-665-1654

DALLAS, TEXAS

10210 Monroe, Suite 102 75220 Tel: 214-352-9523 TWX: 910-861-4512

SEATTLE, WASHINGTON

700 108th Avenue Northeast Suite 211 Bellevue, Washington 98004 Tel: 206-454-4946 TWX: 910-443-2318

ONTARIO OFFICE

P.O. Box 160 1040 Martin Grove Road Rexdale, Ontario, Canada Tel: 416-248-0285 TWX: 610-492-2700

QUEBEC OFFICE

1385 Mazurette Street Suite 3 Montreal 355, Quebec, Canada Tel: 514-382-2552 TWX: 610-492-2700

STOCKING DISTRIBUTORS

ALABAMA

SCHWEBER ELECTRONICS 2109 West Clinton Avenue Huntsville, Alabama 35805 Tel: 205-539-2756

ARIZONA

HYER ELECTRONICS COMPANY 3300 S. Mill Avenue Tempe, Arizona 85281 Tel: 602-967-8786 TWX: 910-950-4691 HAMILTON ELECTRO OF ARIZONA 1741 N. 28th Street Phoenix, Arizona 85009 Tel: 602-272-2601 TWX: 910-951-4263

CALIFORNIA

AVNET ELECTRONICS 10916 Washington Blvd. Culver City, California 90230 Tel: 213-870-6141 TWX: 910-340-6753 HAMILTON ELECTRO SALES 10912 West Washington Blvd Culver City, California 90230 Tel: 213-870-7171 TWX: 910-340-6364 HAMILTON ELECTRO SALES --- NORTH 340 Middlefield Road Mountain View, California 94040 Tel: 415-961-7000 TWX: 910-379-6471 HAMILTON ELECTRO OF SAN DIEGO 5567 Kearny Villa Road San Diego, California 92123 Tel: 714-279-2421 TWX: 910-335-1234 G. S. MARSHALL COMPANY 9674 Telstar Avenue El Monte, California 91731 Tel: 213-579-1500 TWX: 910-587-1565 G. S. MARSHALL COMPANY 7990 Engineer Road San Diego, California 92111 Tel: 714-278-6350 TWX: 910-588-3265 G. S. MARSHALL COMPANY 732 N. Pastoria Avenue Sunnyvale, California 94086 Tel: 415-732-1100 TWX: 910-588-3265

COLORADO

HAMILTON ELECTRO SALES 1400 W. 46th Avenue Denver, Colorado 80216 Tel: 303-433-8551 TWX: 910-931-0580 HYER ELECTRONICS COMPANY 8101 East Prentice Englewood, Colorado 80110 Tel: 303-771-5285 TWX: 910-935-0706

CONNECTICUT CRAMER ELECTRONICS, INC. 35 Dodge Ave. North Haven, Connecticut 06473 Tel: 203-239-5641

FLORIDA

POWELL - FLORIDA 2049 W. Central Bivd. (P.O. Box 5604) Orlando, Florida 32805 Tel: 305-423-8586 TWX: 810-850-0155 CRAMER FLORIDA, INC. 4141 N.E. Sixth Avenue Fort Lauderdale, Florida 33308 Tel: 305-566-7511 TWX: 510-955-9846 HALL MARK ELECTRONICS 7233 Lake Ellenor Drive Orlando, Florida 32809 Tel: 305-855-4020 TWX: 810-850-0183 SCHWEBER ELECTRONICS 3444 5th Avenue, North St. Petersburg, Florida 33713 Tel: 813-894-1806 SCHWEBER ELECTRONICS 2830 North 28th Terrace Hollywood, Florida 33020 Tel: 305-927-0511

GEORGIA

CRAMER ELECTRONICS, INC. 3130 N.E. Marjan Drive Atlanta, Georgia 30340 Tel: 404-451-5421

ILLINOIS

PACE/AVNET ELECTRONICS 3901 Pace Court Schiller Park, Illinois 60176 Tel: 312-678-6310 TWX: 910-227-3565 SEMICONDUCTOR SPECIALISTS, INC. P.O. Box 66125 (mailing address) O'Hare International Airport Chicago, Illinois 60666 195 Spangler Avenue Elmhurst Industrial Park, Illinois Tel: 312-279-1000 TWX: 910-254-0169

KANSAS

AVNET ELECTRONICS 7301 Mission Rd., Room 320 Prairie Village, Kansas 66208 Tel: 913-362-3250 TWX: 42-62-17

MARYLAND

HAMILTON ELECTRO SALES 8809 Satyr Hill Road Baltimore, Maryland 21234 Tel: 301-668-4900 TWX: 710-862-0874 SCHWEBER ELECTRONICS 5640 Fisher Lane Rockville, Maryland 20852 Tel: 307-427-4977 CRAMER/WASHINGTON 692 Lofstrand Lane Rockville, Maryland 20850 Tel: 301-424-2700

MASSACHUSETTS

CRAMER ELECTRONICS, INC. 320 Needham Street Newton, Massachusetts 02164 Tel: 617-969-7700 TELEX: 922-486 SCHLEY ELECTRONICS CORP. 36 Arlington Street Watertown, Massachusetts 02172 Tel: 617-926-0235 TWX: 710-327-1179 SCHWEBER ELECTRONICS 213 Third Avenue Waltham, Massachusetts 02154 Tel: 617-891-8484

MICHIGAN

SEMICONDUCTOR SPECIALISTS, INC. 25127 W. Six Mile Road Detroit, Michigan 48240 Tel: 313-255-0300 TWX: 910-576-2959 SHERIDAN SALES CO. P.O. Box 128 (mailing address) Lathrop Village, Michigan 48075 25625 Southfield Road Room 101 Southfield, Michigan 48075 Tel: 313-358-3333 TWX: 810-461-2670

MINNESOTA

AVNET ELECTRONICS OF MINNESOTA 4940 Viking Drive, Suite 208 Minneapolis, Minnesota 55424 Tel: 612-920-5866 TWX: 29-52-50 SEMICONDUCTOR SPECIALISTS, INC. 7742 Morgan Avenue South Minneapolis, Minnesota 55423 Tel: 612-866-3434 TWX: 910-576-2959

MISSOURI

HAMILTON ELECTRO SALES 400 Brookes Lane (P.O. Box 387) Hazlewood, Missouri 63402 Tel: 314-731-1144 TWX: 910-762-0627 SEMICONDUCTOR SPECIALISTS, INC. 10062 Natural Bridge St. Louis, Missouri 63134 Tel: 314-423-6500

NEW JERSEY

HAMILTON ELECTRO SALES 1608 Mariton Pike, Route 70 Cherry Hill, New Jersey 08034 Tel: 609-662-9337 TWX: 710-892-1204 SCHLEY ELECTRONICS, CORP. #5 Industrial Drive Rutherford, New Jersey 07070 Tel: 201-935-2120

NEW MEXICO

HYER ELECTRONICS CO. 130 Alvarado Dr. N.E. Albuquerque, New Mexico 87108 Tel: 505-265-5767 TWX: 910-989-1679

NEW YORK

CRAMER ELECTRONICS 3259 Winton Road S. Rochester, N.Y. 14623 Tel: 716-275-0300 CRAMER ELECTRONICS, INC. Pickard Bidg., East Malloy Road Syracuse, New York 13211 Tel: 315-455-6641

HAMILTON ELECTRO SALES 1505 Cleveland Drive Buffalo, New York 14225 Tel: 716-633-9110 TWX: 710-523-1860 SUMMIT DISTRIBUTORS, INC. 916 Main Street Buffalo, New York 14202 Tel: 716-884-3450 TWX: 710-522-1692 HAMILTON ELECTRO SALES 222 Boss Road Syracuse, New York 13211 Tel: 315-437-2641 TWX: 710-541-0558 SCHWEBER ELECTRONICS Jericho Turnpike Westbury, Long Island, New York 11590 Tel: 516-334-7474 TWX: 510-222-3660 TAYLOR ELECTRONIC CORPORATION 2270 Grand Avenue Baldwin, Long Island, New York 11511 Tel: 516-223-8000 TWX: 510-225-7509

NORTH CAROLINA

HAMILTON ELECTRO SALES 1023 E. Wendover Avenue Greensboro, North Carolina 27405 Tel: 919-275-9969 TWX: 510-925-1185

OHIO

SCHWEBER ELECTRONICS 2050 Center Ridge Road Cleveland, Ohio 44116 Tel: 216-333-7020 SHERIDAN SALES CO. P.O. Box 37646 (mailing address) Cincinnati, Ohio 45237 (Shipping Address) 10 Knollcrest Drive Reading, Ohio 45237 Tel: 513-761-5432 TWX: 810-461-2670

OREGON

HAMILTON ELECTRO SALES 2322 N.E. 82nd Avenue Portland, Oregon 97220 Tel: 503-255-8550

PENNSYLVANIA

POWELL ELECTRONICS, INC. (Box 8765) Island Road & Enterprise Avenue Philadelphia, Pennsylvania 19101 Tel: 215-724-1900 TWX: 710-670-8836

TENNESSEE

POWELL ELECTRONICS, INC. P.O. Box 488 Huntsville Highway Jenkins Drive Fayetteville, Tennessee 37334 Tel: 615-433-5737 TWX: 810-380-3890

TEXAS

ARCO ELECTRONICS INC. P.O. Box 34772 4241 Sigma Road Dallas, Texas 75234 Tel: 214-239-9123 TWX: 910-890-5115

HAMILTON ELECTRO SALES 1216 West Clay Houston, Texas 77019 Tel: 713-526-4661 TWX: 910-881-3721

NORVELL ELECTRONICS, INC. (P.O. Box 20279) 10210 Monroe Drive Dallas, Texas 75220 Tel: 214-357-6451 TWX: 910-861-4512

NORVELL ELECTRONICS, INC. 6440 Hillcroft Avenue Houston, Texas 77036 Tel: 713-774-2568 TWX: 910-861-2560

UTAH

HYER ELECTRONICS CO. 1425 S. Second St. W. Salt Lake City, Utah 84115 Tel: 801-487-3681 TWX: 910-925-5958

WASHINGTON

HAMILTON ELECTRO SALES 2320 6th Avenue (P.O. Box 9252) Seattle, Washington 98121 Tel: 206-624-5930 TWX: 910-444-2298

KIERULFF ELECTRONICS 5940 Sixth Avenue S. Seattle, Washington 98108 Tel: 206-763-1550 TWX: 910-444-2034

CANADA

AVNET ELECTRONICS OF CANADA, LTD. 87 Wingold Avenue Toronto 19, Ontario, Canada Tel: 416-789-1838 Telex: 022-9195

AVNET ELECTRONICS OF CANADA, LTD. 1550 Louvain Street West Montreal 11, Quebec, Canada Tel: 514-381-9127 Telex: 012-0678

R.A.E. INDUSTRIAL ELECTRONICS, LTD. 1350 East 4th Avenue Vancouver 12, British Columbia, Canada Tel: 604-253-8494 TELEX: 04-50545

SCHWEBER ELECTRONICS 60 Pleasant Blvd. Suite D, East Tower Toronto, Canada Tel: 416-925-2471

32









Twenty Years

Silicon Valley

A look back at the people, products and technology that belped shape one of the world's leading electronics companies.

National Semiconductor Corporation

Long before the invention of the transistor and the integrated circuit, "Silicon Valley," as it is known today, was famous more for its prunes than its silicon. There was only one major semiconductor manufacturer in the Valley when, in 1967, Charlie Sporck was named president of National Semiconductor, an ailing transistor company.

"National was essentially bankrupt," recalls Sporck. "So we cut costs wherever we could — while trying to build up a whole new product line at the same time." Within one quarter, the company became profitable.

Though National was originally based in Danbury, Connecticut, the new management team was based in California — along with a growing labor pool of circuit designers and process engineers. Consequently, National's headquarters moved to Santa Clara and work began on a new line of proprietary integrated circuits.

"We had about 100 people in Santa Clara," says Sporck. "That's not too many, considering the intense product development we were doing, but everybody felt a part of the effort to survive and succeed and grow." Sometimes that effort meant packing products for shipment at the end of the month. "I guess I'm probably one of the few CEOs who has spent time in the shipping department," says Sporck. "But in that first year, everybody did whatever it took to get product out the door." By the end of the year, in 1968, sales increased 53 percent to more than \$11 million.

Over the past 20 years National has shared in periods of phenomenal growth, industry downturns, and technology "firsts." In meeting the challenges of new markets, the changing needs of our customers, and the threat of foreign competition, National has continued to evolve.

In the 1970's part of that evolution included a major change in direction. National entered the systems business.

"Our decision to enter the systems business was an important factor in our success," says Sporck. "A strong systems business not only softens the cycles of the semiconductor industry, but also helps us better understand the needs of our systems customers." By the end of the 1986 fiscal year, the company's Information Systems Group, which includes National Advanced Systems, DATACHECKER/ DTS and Microcomputer Products, accounted for more than 40 percent of National's total sales.

Another important factor in the company's success is *people*.

"We've always recognized the simple fact that people are the key to success in this company," says Sporck. "From the very beginning, we wanted to make National the kind of company where innovation is encouraged and rewarded, where ideas can take shape without a lot of the roadblocks you find in big companies."

Continuing success in the years ahead also depends upon National's renowned manufacturing capability and its increasing investment in R&D and proprietary products.

What lies ahead, Sporck predicts, is a company "considerably larger than it is today, one that is relatively balanced between systems and components."



President and CEO Charlie Sporck with Chairman Peter Sprague-nearly 20 years ago.



"In the next 10 to 20 years I see a company relatively balanced between systems and components."-Charlie Sporck, 1986.

1967

Charlie Sporck was named president of National Semiconductor and the company moved its headquarters from Danbury, Connecticut, to Santa Clara, California. Work began on a line of proprietary integrated circuits. including the LMI00 linear op amp. Today, National is the world leader in the linear market.



\$775

In less than two years National introduced dozens of proprietary ICs. (Above: The Digital Devices design group.)

1968

Sales increased more than 53 percent as more than 30 linear products were introduced, along with two new product lines - Logic and MOS Memory. Also, construction began on the 29-acre "National Industrial Park," the site of today's world headquarters.

1969

Sales more than doubled and profits soared 65 percent. To increase market share in Europe and the Far East, the company began construction on facilities in Germany, Scotland and Singapore.



National's early success was based on proprietary products like the LM100 linear op amp.

1970

1971

1972

As facilities were completed around

the world, the number of employees

Today, the number is 10 times higher.

National broadened its technology

base with the development of new

CMOS, NMOS and bipolar processes.

Investments in facilities and equip-

the year. Microprocessors were

introduced, along with memory

fabrication facilities expanded

in Santa Clara and Scotland.

systems and hybrid devices. Wafer

ment more than quadrupled during

more than doubled - to 3.320.

A high-volume manufacturing capability has always been one of National's enviable strengths.



Realizing the potential of electronic systems in the retail industry, National introduced a line of DATACHECKER* point-of-sale systems. Totally upgradeable (a unique feature at the time), DATACHECKER systems soon became the preferred product of the top 10 supermarket chains. On the semiconductor side, assembly plants were completed in Penang and Malacca.

1974

Sales more than doubled, giving National a growth rate exceeding that of its top three competitors. DATACHECKER also made records in the rate of new installations and in the number of supermarket chains with systems in operation.

After 20 years wafers are not only bigger,

but better.



Though plagued by an industry slowdown, component sales were down only 4 percent, compared to 25 percent throughout the industry. National introduced the first commercially available 16-bit microprocessor system and patented BI-FET.™ a revolutionary design process.

1976

State-of-the-art 4-inch wafers began rolling off a new multimillion-dollar fabrication line in Utah, and an assembly plant was completed in the Philippines.

acquisition system.

1978

1977







Research & Development (in millions)



World headquarters in 1967 was one small building with a leaky roof.





The NSC800 was National's-and the industry's-first advanced CMOS micro-Drocessor.

In only five years, DATACHECKER supermarket systems were installed in more than 1400 ocations.

National achieved a record in lowcost assembly, due in part to leading-edge automated assembly techniques. System products expanded with the creation of the Computer Products Group (later to become National Advanced Systems and the Microcomputer Products group).

Development was under way on a low power, high performance CMOS process - what National calls microCMOS. Other industry firsts included COPS™ microcontrollers. the DP8350 CRT controller, and the ADC0816 single-chip data



NAS is the fastest-growing supplier in the IBM-compatible mainframe market.

1979

R&D spending increased 57 percent and included development of the revolutionary Series 32000* 32-bit microprocessor family. In Tucson, Arizona, construction began on the industry's first U.S. facility dedicated to the manufacture and test of high reliability ICs for the military/ aerospace market.

1980

National Advanced Systems, a subsidiary formed from National's Computer Products Group, began marketing and servicing IBMcompatible mainframe computers and peripherals.

1981

Sales passed the \$1 billion mark. New products included advanced microprocessors like the 32-bit Series 32000 family and the microCMOS NSC800[™] family; DNR[™] a noise reduction circuit for audio/radio applications; and Digitalker.* a speech synthesis chip later used in DATA-CHECKER's POSitalker™ "talking" cash register. National Advanced Systems introduced its leading-edge AS/9000 series of IBM-compatible mainframe computers.

1982

microCMOS product offerings continued to grow and work began on a CMOS 64K static RAM for the U.S. Defense Department's VHSIC (Verv High Speed IC) Program. National Advanced Systems installed more medium- and large-scale general purpose computers than any other IBM-compatible mainframe supplier.

1983

In a move that marked the beginning of a new era in IC development, National introduced the Customer Specific Products group - specifically, gate arrays. Customers now have the ability to create their own proprietary products using National's design facilities.

1984

National introduced the industry's first commercially available, single-chip, 32-bit microprocessor, the NS32032.

With the acquisition of Data Terminal Systems (DTS) in late 1983. a new DATACHECKER / DTS diversified into nearly all retail markets throughout the world. Today, there are over 400 installations in Europe alone.

1985

More than 100 proprietary products were introduced, including a family of advanced peripheral devices for local area network and mass storage control applications. National Advanced Systems introduced the Series 32000-based AS/Gateway, a network product for the office automation and distributed processing markets.

1986

Despite the semiconductor industry downturn, R&D expenditures remained at record levels, and more than 75 percent of National's new products were proprietary. The company also opened a 6-inch wafer fabrication plant in Texas for the production of microCMOS devices.

NAS began shipping its new Alliance Generation AS/XL Series of mainframe computers, the most powerful general purpose mainframes commercially available. And DATACHECKER/DTS unveiled a revolutionary retail scanning system to the growing European market.

CMOS process technology, used here to manufacture gate arrays, is being used in all of National's new VLSI designs.



77 78 79 80 81 82 83 84 85 86



Net Sales (in millions) Components III Digital Systems

DATACHEONER, BI-FET, COPS. SERIES 32000, NSO800, DNR, Digitalker, and POSitalker are trademarks of National Semiconductor Corporation





a 14-acre employee park.



The NS32032 was the industry's first commercially available, single-chip, 32-bit microprocessor.



A growing trend: customers use National's design facilities to create their own roorietary devices.