Silicon Valley Wayfairers Association
1044 Forest Avenue
Palo Alto, CA 94301


## INVITATION



You're invited to a party to celebrate the memory of Fairchild Semiconductor and to give our thanks to the prolific progenitor of Silicon Valley.

Come visit with founders, friends and fellow-alums. There'll be food, drink, music and memorabilia of a time when we didn't have to ask if we were having fun.

Date: Thursday, April 14, 1988
Time: 6 to 11 PM.
Place: Hyatt Rickeys Ballroom 4219 El Camino Real Palo Alto, CA
Admission: $\$ 25.00$ per person (advance)

$$
\$ 35.00 \text { per person (at the door) }
$$

Lavish buffet and one drink included in admission price. (No host bar)

Space is necessarily limited so make reservations early. Make checks payable to: Silicon Valley Wayfairers Association (or SVWFA). Do not send cash. Tickets will be mailed for orders received by April 4, 1988
(Ercess of recipts over erpenses arll be donated to charity)

Name: $\qquad$
Company Name: $\qquad$
Home Address: $\qquad$

Phone: $\qquad$
What years did you work at Fairchild? $\qquad$ to $\qquad$

Enclosed is \$ $\qquad$ for $\qquad$ ticketsI can't attend but please add me to your mailing list for future events.

Please return this portion with your check, in envelope provided and send to:
Silicon Valley Waufairers Association
1044 Forest Avenue
Palo Alto, CA 94301


Name:

Address:

Your tickets will be mailed to you in this envelope. Please fill in your name and mailing address and return this envelope with your order request, in the envelope provided.

Silicon Valley Wayfairers Association
1044 Forest Avenue
Palo Alto, CA 94301

$$
\begin{aligned}
& 100 \\
& 1015 \\
& 110
\end{aligned}
$$

Fairchild Instrumentation has manufactured and installed more semiconductor test systems than all other manufacturers combined. Almost every significant improvement made in such systems, from the early Beta testers of 1960 to the complex module testers of today, has come from Fairchild. This wealth of experience is reflected not only in technical excellence, but also in a serious concern with, and an ability to respond to, customers' needs.

USER ORIENTED SYSTEMS Fairchild Instrumentation was created to fill a growing need for reliable, accurate equipment to measure and test the performance of semiconductor devices. As the semiconductor industry expanded and its products became more complex, its needs for test equipment continued to multiply and grow in sophistication. Today there are more than 500 Fairchild Instrumentation test systems in operation, ranging from simple Beta testers to automatic high speed systems capable of testing 144 -pin modules. These systems are located throughout the world, and are used by every major semiconductor manufacturer, and by high-volume semiconductor users.
Every Fairchild system is fully protected by a one year free service warranty. Because of the large number of Fairchild test systems in operation, Fairchild Instrumentation maintains a separate, full-time service organization. Fairchild Service Engineers are not involved in sales activity. All of their time is devoted to keeping installed systems in top operating condition. Fairchild service is worldwide, and can be rendered, in most cases, within 24 hours. Every Fairchild Service Engineer is experienced, highly qualified, and has completed an intensive six-month training program at the Fairchild facility in Mountain View.
To assist customers in the efficient and trouble-free operation of their systems, Fairchild maintains a Customer Training School at Mountain View, where users may send selected supervisors, engineers and technicians to learn operating and routine maintenance procedures. Courses range from two to three weeks and include programing, system diagnostics, maintenance, functional operation, and actual use of the equipment.
The user oriented system from Fairchild is more than hardware. It is a functional solution to a user's requirement. Long before the system configuration is finalized we establish contact with the user organization at responsible engineering levels. By assisting the customer in choosing system options, and by making modifications where required, we make sure that the system will fit the need. After the system becomes operational we maintain contact through our service organization to make sure that it will keep functioning for as long as a need for it exists.

TESTING CAPABILITIES Fairchild Instrumentation makes three basic types of semiconductor test systems: those designed to test discrete transistors; those designed to test integrated circuits; and those designed to test large scale integration (LSI) circuits or monolithic complex arrays. These systems range in size and scope from simple, hand operated testers to large scale systems which automatically handle the devices, test them, classify them and record the test results. Because a system used for laboratory testing of prototype devices has different requirements than a system used for production line testing, Fairchild Instrumentation offers a wide range of options with each system. By selecting the options suited to his specific needs, each user gets a custom tailored system, yet without having to pay the prohibitive development costs of building the system from scratch. Fairchild test system options fall into four basic categories: programing options; instrumentation and switching time options; environmental and device handling options; and data logging options. Most of these optional capabilities are available for every system type.
Programing: All Fairchild Instrumentation test systems are programable and feature magnetic disc storage. The magnetic disc affords the capability to store many types of tests with many parametric variations, to execute them in any desired sequence, and to change tests or test sequences at will. Specific programing features particular to each system will be discussed on the following pages.
Instrumentation and Switching Time: Most Fairchild systems offer a number of instrumentation options and switching time capabilities to suit special customer needs. Larger systems offer multiplexing capabilities, allowing several test stations to operate from a single central processor. Multiplexing capabilities are also available to permit functional and parametric testing of complex digital modules, at any station.
Environmental and Device Handling Options: Where systems are used for production line applications, Fairchild makes available several options for automatic handling and classification of devices. These options range from a series of classification lights and counters, to systems capable of automatic device handling, testing, classification and sorting, with the devices deposited in appropriate bins at the end of the test sequence. An environmental chamber is available, which automatically brings the device to be tested to the required temperature, then performs the test.
Self-Calibrating Single Socket: One of the most significant options available for Fairchild integrated circuit test systems is a self-calibrating single socket that permits DC linear and dynamic tests to be performed in a single test socket. A Fairchild "first," the selfcalibrating single socket uses MOS active probes, and calibrates itself by making voltage checks against a reference voltage prior to each dynamic test-a procedure that effectively eliminates inaccuracies due to probe and sampling bridge drift, and gain nonlinearity.
Data Logging Options: All popular readout and data logging devices can normally be accommodated on Fairchild systems. Options available include digital and scope readouts, hard copy typewriters, paper and magnetic tape equipment.
Computer Compatibility: The programable capabilities inherent in Fairchild systems are sufficient for most applications, so that no further capability from a computer is normally required. However, where the application calls for computer tie-in, Fairchild systems may be interfaced with virtually any computer on the market today.
Customized Systems: Because of the wide variety of applications for which Fairchild test systems are used, there may be occasions where the standard options available do not meet all the requirements. Fairchild systems are built with an expansion capability, which allows special modifications to be made on a system at a minimal cost. Fairchild Customer Engincers are available for consultation to evaluate special requirements.
 Fairchild discrete component test systems include the Series 300 Transistor-Diode Tester, the Series 500 Test System, and the Series 600 Test System. $\square$ The Series 300 is a Go/NO-Go tester for transistors and diodes. It operates on a dynamic load-line principle, and is programed by means of plug-in resistor cards. It is designed primarily for large volume testing and classification.
The Series 500 Test System performs DC, pulsed and 1 kHz small signal tests on transistors, diodes, SCR's, and zener diodes. The basic system is switch programed and offers digital readout. Optional capabilities include GO/NO-GO decisions, single or dual limit testing, programing and data logging. The system is capable of both high power and high sensitivity measurements.
The Series 600 performs DC and pulsed tests on transistors, diodes, and reference diodes at speeds up to 100 tests per second, with digital readout and GO/NO-GO decisions. Programing is simple and can be performed by unskilled personnel. The Series 600 is programed by digiswitches or magnetic disc, and executes many test types in any sequence, or one test type with many bias conditions and limits. Up to 21 tests can be switch programed and several hundred by magnetic disc or computer. Classification into 20 categories is optionally available. Connectors are provided for interfacing to automatic handling and sorting as well as data logging equipment. Simplicity of operation is stressed in the basic system. Automatic ranging and placement of the decimal point in the digital readout is provided, and many safety features are incorporated to protect the operator, the system and the device under test.
The system can test leakage, breakdown voltage, latching voltage, DC forward current transfer ratio (displayed directly as the ratio IC/IB), saturation voltage and base turn-on voltage. Tests are performed on one power pulse per test programed. DC equivalent tests are made with long pulses ( 40 milliseconds) while high power tests such as latching voltage, DC gain and saturation tests are made with short ( 400 microsecond) pulses. A special safety feature automatically switches to the short pulse if high power tests are erroneously programed on a DC basis. Fail lights indicate which tests failed to meet the programed limit, while digital readout windows provide 3-digit indication of the result, the parameter measured and the unit of measure. The system provides ten picoampere resolution on leakage measurements ( 10 nanoamperes full scale), and collector current is programable from 1 microampere to 10 amperes.
System operation is simple and consists of inserting the device into one of two sockets. The operator then slides over a cover, exposing a second socket which he proceeds to load. Before he can load the second socket, tests are already complete on the first, so that the only limitation on production speed is the manual dexterity of the operator.
The accuracy, versatility and speed of the Series 600 system make it suitable for every kind of transistor and diode testing, in incoming inspection, quality control, reliability testing, device characterization and production line testing applications. For further information on the Series 600 return the enclosed self-addressed, prepaid postcard.


## 



Fairchild integrated circuit test systems include the Series 4000 and the Series 5000 systems. $\square$ The Series 5000 test system incorporates functional and attractive design, high reliability and speed, and versatile and powerful programing into a system of extraordinary capabilities. Over 1,800 integrated circuits are used in the circuitry of this system to achieve increased system reliability and reduced size. DTL logic is used to provide the highest operating speed and noise immunity consistent with economy and accuracy. The system tests all types of multilead solid-state modules, digital and linear integrated circuits. The basic system performs function, DC, DC linear tests, and offers AC, switching time and environmental tests as options. All tests can be performed automatically.
The key to the power of the Series 5000 system is a simple yet versatile programing capability. A magnetic dise is used to store more than 1,350 tests. A variable sentence length programing language is used to give greater flexibility and conserve dise storage space. The program sequence begins with certain set-up instructions, to program power supplies, for example. Once set up, these settings may remain constant and are held until they are reprogramed. Thus, after initial set-up, the program needs only a few words to incorporate program clauses such as pin connections and pulse lengths. In this way the programer's task is simplified, since he does not have to reprogram the entire system for each test. An important advantage of the variable length is that any number of options required for a test may be programed in a single sentence. Hexadecimal characters are used, and over 100 addressable options may be specified. The programing language includes both conditional and unconditional jumps, affording the capability normally associated only with a digital computer system. For example, the system may be programed to transfer to a subroutine when a test fails, and perform further tests to ascertain the causes of failure. Upon completion of the subroutine the system returns to perform the next test in the original sequence.
Programing is accomplished through a simple keyboard, eliminating cards and wire board techniques. Optionally the magnetic dise may be programed through a high speed paper tape reader with tape prepared off-line. In either ease, panel controls within easy reach of the operator give access to any disc location, any character, or any test word, to allow program modifications and on-line verification of all conditions. Testing and programing can be carried on simultaneously.
The standard system includes two measuring lines. These may be used to make a dual limit measurement against high and low limits, or two independent measurements, simultaneously, against separate limits. With the 200 tests-per-second option, this gives an effective test rate of 400 tests-per-second. Each of the two measuring lines is fully guarded through the matrix. Power pulses are programable in 1 msec . steps to 10 msec ., in 10 msec . steps to 100 msec ., in 100 msec . steps to 1 second and in 1 -second steps to 10 seconds. A V/IFM instrumentation module allows maximum use of the Series 5000 capabilities. It can be used as a constant current generator or a voltage forcing source. In the current mode the module can measure voltage. In the voltage mode it measures current.
Another unique option available with the Series 5000 system is the self-calibrating single socket (see page 4). The single socket can be installed in the ambient test station or in the environmental chamber, to perform high accuracy $\mathrm{AC}, \mathrm{DC}$ and switching time tests under all conditions. Up to 5 slave test stations can be multiplexed to operate with a single master test station on the Series 5000 , to perform DC and dynamic measurements. Additionally, automatic device handling, classification, and sort equipment is available for high speed, high volume testing.
The complete capabilities of the Series 5000 can only be hinted at here. For complete information return the self-addressed, prepaid posteard enclosed.
 The Fairchild Instrumentation Series 8000 test system is especially designed for functional logic tests of complex digital circuits. These circuits may be printed circuit boards, potted modules, large scale integration (LSI) circuits, thin and thick film circuits, multi-chip circuits, or system subassemblies. The Series 8000 can test such circuits having over 100 pins, at test rates in excess of 10,000 tests per second. With special pulsing options the test speed is extended into the megahertz region. The functional testing is accomplished by programing into the system memory a series of digital patterns. The input patterns are applied as synchronized data words to the inputs of the module under test, and all outputs are examined simultaneously to see that they are in the correct logic state and level. All pins of the module are designated either as input or output; if a pin is defined in the test memory as an input it will be connected to an input conditioner and forced into the correct state during the test. If a pin is defined as an output, it will be connected to a load board and level comparator, and will be tested to determine that it is in the correct state for that test. Testing of all output pins occurs simultaneously. A search mode is provided to insure that the system is testing the device to the correct truth table, taking into account the state of all internal, inaccessible memory elements. In this way devices which contain memory cells with no reset capability can be tested satisfactorily.
The standard magnetic disc provided with the system provides storage for 1,800 test words and test rates of 1,000 tests per second. A larger, faster dise is optionally available with 50,000 test word storage capacity, and rates of up to 10,000 tests per second. Pin capability can be expanded to accommodate devices with more than 144 pins. Magnetic disc programing is accomplished either through a keyboard or high speed paper tape. GO/No-GO results are visually displayed, and additionally may be data logged along with information on which test failed, and which pins of the module under test gave the erroneous readings.
Where diagnostics must be performed to determine further the causes of failure, several techniques are available. Each test has independent addressing of subroutines, and upon failure the system may be instructed to proceed to a diagnostic test routine in an effort to pinpoint the failure. An oscilloscope can also be provided in the system, and can be used with a sync/stop selector to recirculate a mode of operation. In this way the operator can obtain a continuous trace of a particular test sequence and visually determine possible causes of the failure.
The Series 8000 is a unique system. No other system currently available can match either its speed or the number of pins it can test in a single operation. For complete information on the Series 8000 system return the enclosed self-addressed, prepaid postcard.


## FAIRCHILD

instrumentation


## The Micromosaic ${ }^{\text {™ }}$ Array Concept

The 3400 Micromosaic ${ }^{\text {™ }}$ Array utilizes Metal Oxide Silicon (MOS) technology to fabricate high complexity digital arrays. It offers the use of a standard circuit library, a standardized interconnection system, and computer controlled automated design procedures to build custom digital subsystems quickly and economically. The objectives of the 3400 family are to implement large numbers of custom Large Scale Integration (LSI) subsystem functions with a low design cost, short turnaround time, and a highly flexible custom capability. Low and medium volume custom arrays, not economically feasible utilizing "hand-crafted" techniques, can be implemented with the Micromosaic array concept.

To meet these objectives, the 3400 Micromosaic Arrays have been specifically designed to utilize automated computer design techniques. Standard functional building blocks (or "cells") are utilized to realize the actual circuit portions of each custom subsystem. The use of predesigned, thoroughly characterized, standardized cells provides fast turnaround time, and a large volume of data from which reliability and failure-mode predictions may be made.

These standard building blocks are systematically interconnected by regular orthogonal interconnection line segments placed along the lines of an imaginary $X-Y$ grid and proceeding between grid intersections. This grid-oriented interconnection system not only facilitates systematic routing as required for automated design, but it also obviates the need for dimensional considerations beyond the initial design of the array family.

The benefits of fast turnaround time and systematic design procedures would be negated if the degree of standardization required to realize them resulted in such inefficient area usage that subsystems of true LSI complexity could not be economically integrated. Several factors ensure that area efficiency will be maintained in the development of custom Micromosaic arrays. First, there is a wide variety of standard functional blocks (over 35) so that the various internal functions of a custom array are implemented as concisely as possible. Moreover, each of these cells has been topologically optimized. The extent of the library ensures sufficient flexibility to let the array family be useful in widely differing types of appli-
cations. Second, unlike the bipolar Micromatrix ${ }^{\text {t/ }}$ arrays, the cell patterns are not prediffused and the location of each functional block is selected during the design phase to minimize the total length and physical complexity of the interconnection system. Finally, both the cell patterns and the interconnection system take full advantage of present day technology to conserve surface area.

## Organization of A Custom Array

As the preceding remarks indicate, a custom subsystem implemented with the Micromosaic array capability is composed of predesigned building blocks which have been systematically placed and interconnected to form a monolithic array of cells. The organizational diagram of Figure 1 illustrates the important features of such a composed array. The individual cells, which may be considered as dimensional blocks with terminals, are uniform in height and are arranged in rows as shown on the diagram. Since complexity varies with the function, the width is varied to accommodate various numbers of devices. The voltage and ground supplies are


Figure 1. Array organization illustrating arbitrary cell placement, customized interconnection areas, and bussed voltage distribution lines.
bussed horizontally through each cell and the rows of cells may be rotated about these voltage busses to place the cell terminals in the most advantageous position. Total cell count and the
number of different cell types are determined entirely by the logic requirements of the subsystem under development. Finally, the height of the interconnection alleys between rows of cells is also a design variable which is determined by actual "wire" density. The flexibility inherent in this "composition approach" to LSI enables efficient usage of silicon surface area.

## Computer Aided Design

The 3400 Micromosaic $^{\text {TW }}$ Array has been specifically designed to make maximum use of Computer Aided Design (CAD).

CAD is obviously not required for LSI, because some very complex MOS designs have been produced using conventional techniques. But for Micromosaic arrays, where low engineering costs and fast turnaround time are paramount, CAD is a necessity. The present Fairchild CAD procedure, as it relates to Micromosaic
arrays, is shown in Figure 2. The CAD system is entered after system and logic design have been completed. The cell interconnection of the proposed Micromosaic array and a design verification test is coded in FAIRSIM format. FAIRSIM is Fairchild's digital simulation program. The array logic is then simulated to check for functional correctness and coding accuracy. This is followed by automatic cell placement and interconnection routing with manual intervention which increases the efficiency of this procedure. Once a satisfactory design has been accomplished, the master artworks are automatically generated on a computer-controlled cutting table, checked, and submitted to Maskmaking. Meanwhile, the logical and final topological descriptions of the array are used as inputs to a test generation program which establishes a functional test sequence to test for all realistically possible shorts, opens, and stuck conditions within the circuit.


Figure 2. CAD flow chart for Micromosaic subsystem design, test generation, simulation and artwork generation.

## Customer Interface

The economics of arrays have projected the semiconductor manufacturer into the business of subsystem fabrication. Where he once interfaced only with circuit and component engineers, he must now also communicate with system engineers, logic designers, and packaging engineers. The systems manufacturer, conversely, must become more aware of the process technology and its limitations. Since every customer has different expertise, manpower, design schedules, etc., no single interface definition can be made which will be optimum for all customers. In any case, the interface should be chosen so as to make the division and identification of responsibilities as well defined as possible. The necessary steps in a design are shown in Figure 2. The system requirements must be defined by the customer. The areas of logic design, verification, and CAD coding are in the flexible interface area and may be performed by Fairchild and/or the customer. Mask generation, fabrication, and testing must be done by Fairchild.

While many working relationships are possible, there are four primary types:

1. Performance Specification: The customer provides a system design and generates performance specifications. Fairchild then performs the logic design for minimum cost implementation. This may involve the use of one or more Micromosaic ${ }^{\text {M }}$ arrays, MOS standard products, interface circuits, multi-chip packages, etc.
2. Logic Diagram Only: The customer provides a logic diagram to Fairchild. Fairchild will analyze the design, generate test criteria, and perform computer simulation. The customer then analyzes computer simulation data and verifies design.
3. Logic Diagram and Functional Test Criteria: The customer provides logic diagram and functional test data. The logic is simulated and verified with test criteria. This approach requires less Fairchild involvement than does No. 2 above.
4. FAIRSIM Interface: Fairchild's computer simulation program provides a compact language for specification of Micromosaic arrays and associated test criteria. The FAIRSIM User's Manual (which is available upon request) provides detailed information of FAIRSIM use. The customer may elect to supply design data to Fairchild with FAIRSIM punched cards.

The logic simulation generated with the FAIRSIM program eliminates the need for breadboarding. (Breadboarding with MOS is impractical for arrays because the parasitic capacitance between logic functions is almost eliminated when functions are integrated using Micromosaic arrays.) The use of computer aided layout and mask generation obsoletes the need for pencil layouts.

To provide customer support with Micromosaic arrays, the Fairchild Array Systems Engineering group is available for consultation on all aspects of arrays including FAIRSIM programs. To aid in specifying a Micromosaic array, a technical specification form is provided at the back of this brochure. It outlines the type of information that is necessary to develop an array.

## Micromosaic ${ }^{\text {T }}$ Array Logic Elements

The library of standard cells, with which the custom subsystems are implemented, is the backbone of the 3400 Micromosaic Array capability. In the design of the cell set, standardized device topologies for various circuit configurations were determined, and all cells have been constructed using these devices. The primary objective of the standardized geometries was that all internal logic cells have similar transfer characteristics. Thus, a standard MOS load resistor between the cell output and the $V_{D D}$ supply is used in each circuit. Three transistor designs are used to ensure identical DC characteristics from circuits using one, two or three transistors "stacked" in series between the output terminal and the substrate.

With the input capacitance of the standard switching devices determined, capacitance loading due to fan-out on any internal node may be easily calculated from the logic diagram. Once a layout has been accomplished, the additional capacitance due to interconnections may be added to this input capacitance. Since the output impedance to the substrate or to $\mathrm{V}_{D D}$ is the same for all cells, a knowledge of node capacitance is all that is required to determine typical and worst-case on-chip propagation delay times.
Besides the internal logic circuitry, some additional cells have been designed and characterized for output buffering and on-chip clock
pulse generation. These circuits use different device geometries than the internal cells to provide higher drive capability.

Using standard device topologies, an extensive library of cells has been established to provide the flexibility necessary to implement a wide variety of logical designs. The individual cells are illustrated on the following pages. The NOR and NAND gates as well as the more complex "GA" or "gate array" logic elements require no explanation. Flip-flops are available for both single and two-phase clock operation as the logic diagrams indicate. The NAND and NOR expanders (PD, EXP, EXP3, NREX2, NREX3) are simply groups of gates that may be tied to other cell outputs to expand the function of that particular cell. These cells are especially useful for large NOR functions (in excess of five inputs) and for reducing logic complexity when true and complement signal


Figure 3. Use of expander element to simplify logic.
polarities are available. Figure 3 presents a simple example of logic reduction. Note that one level of logic and one resistor node have been eliminated, thus improving speed and reducing power.

No "stored charge" or "transmission gate" circuitry is used in the design of these cells. All flip-flops are of "master-slave" type, similar to bipolar designs.

## Operating Temperature Range

The features outlined in the cell circuit description allow Micromosaic arrays to be specified for use in industrial environments $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ or military environments ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) using either high or low threshold material.

## Logic Symbols

The logic symbols used for Micromosaic array cells are in accordance with MIL-STD-806B. This symbology, as it pertains to MOS circuitry, may be unfamiliar to some readers, so an explanation is in order. The military standard for graphic symbols used in logic diagrams, MIL-STD-806B, is probably the most popular logic symbol convention for bipolar logic. The symbols are defined by combination tables which describe the circuit in terms of "H" (highest algebraic voltage) and " $L$ " (lowest or most negative voltage). Two symbols are defined for each circuit corresponding to the user's definition of "active level" or "logic one." Combination tables from MIL-STD-806B corresponding to the common MOS transistor connections are shown in Figure 4. By examination of the combination table we observe that the MOS series-string corresponds to the upper symbols, the parallel connection to the middle symbols, and the MOS "OR tie" (used with expanders) connection to

|  |  | TABLE OF COMBINATIONS |  |  | SCHEMATIC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A} \longrightarrow$ |  | $\begin{aligned} & A \\ & H \\ & H \\ & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & X \\ & L \\ & L \\ & L \\ & H \end{aligned}$ |  |
|  |  | $H$ $H$ L L | H L H L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ |  |
|  |  | H H L L | H L H L | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ |  |

Figure 4. Combination tables from MIL-STD-806B.
the lower symbols. Unfortunately, this is in contradiction to the most common industry usage which might be described as the 806B NOT convention for MOS symbols. The decision to use 806B notation with its somewhat unfamiliar symbols for Micromosaic array cells is not based on any "ivory tower" idealism, but our conviction that the continued use of the 806B NOT convention will result in a source of confusion and subsequent errors when designing systems using a combination of bipolar and MOS logic.
The Micromosaic array concept, with its low voltage capability, makes hybrid MOS/bipolar systems quite practical. It can be seen that use of the same logic symbol for devices with nonidentical combination tables will result in a potential source of confusion and subsequent errors. In addition, where contracts specify compliance with MIL-STD-806B no costly re-formatting of logic diagrams is required. For Böolean descriptions of the cells, the common MOS convention of logic one $=\mathrm{L}$, logic zero $=\mathrm{H}$ was used.

## FAIRSIM Formats

Some customers may prefer to supply Fairchild Micromosaic array designs coded in FAIRSIM format on punched cards. The FAIRSIM format for each logic element is listed in the individual descriptions. Here is the array description format:

1. Designation: This is the name which the designer assigns a particular cell. Each name must be unique, begin with a letter, and be less than five characters long. The description is entered starting in Column 1 of an 80 column punched card.
2. Configuration: This is type or configuration of cell used such as NAND3, GA7, etc. The configuration is entered starting in Column 10.
3. Inputs: The designated names of the cells or array inputs which are inputs to the cell are listed here starting in Column 16. The exact order of these inputs is specified in the individual cell description.
4. Delay: The inverter delay is listed following the inputs. Delays may range from 0 to 63 . The FAIRSIM model should be examined to determine the delay characteristics of a cell.

In addition to the cell description, a pad card is required per bonding pad. The bonding pads correspond to the package pins of the final unit.

The format consists of the signal name or designation starting in Column 1, and the word PAD starting in Column 10. If the signal is an input, the signal name will be the same as that shown for the appropriate cell inputs. If the signal is an output, the name will be the same as the cell which drives it.

An example of a completed coded Micromosaic array for an up-down counter is shown in Figure 5.

| NF TSTART |  |  |
| :---: | :---: | :---: |
| BF1 | GUF | FALUN |
| BF2 | BUF | FA2ON |
| 3F3 | BUF | FA3ON |
| HF4 | BUF | FA4QN |
| BF5 | BUF | N311 |
| C6I | 4.P1 | 411,5435 |
| CGIN | M 41 | N217, C6, |
| FA1 | FSR | G412,CGI, CGI,G411, MR,CGIN |
| FA2 | FSR | N219,CG1, CG1,N214,MR,CG1N |
| FA3 | FSR | $\mathrm{N} 220, \mathrm{CG1}, \mathrm{CG1}, \mathrm{~N} 213, \mathrm{MR}, \mathrm{CGLN}$ |
| FAS | FSR | 6442, C61,C61,G441, MR, CG17 |
| 631 | GA3 | N32,FA40V,ND3,N33, PE, P1 |
| 641 | CA4 | PO,PE,N24,FA1 QN |
| 642 | 644 | FA1ON,FALO,FA1Q,FALON |
| 643 | GA4 | NDT,FA39,N26,N34 |
| 644 | GA4 | ND20,N24,PE,P3 |
| 671 | GAT | F440N,G711,81N |
| M11 | 4P1 | N217.SUBS |
| N21 | NOM2 | CLx,SU85 |
| N22 | NORZ | 81N.SUBS |
| N23 | NOR2 | SUBS,UP |
| N24 | NDR2 | PE, SUBS |
| (2) 25 | NDR2 | 631.SU85 |
| N26 | U0R2 | SUBS,6712 |
| N27 | Nok? | 1 23 , N09 |
| N2A | NOR2 | N017,SUBS |
| N29 | NOR2 | ND11,ND12 |
| N31 | N023 | $\mathrm{NOL}, \mathrm{ND2,N21}$ |
| 435 | NCR3 | N23,PE, 6421 |
| 233 | NDR3 | 6422, PF, UP |
| N34 | NOR3 | FA1 $\mathrm{C}, \mathrm{FA} 72, \mathrm{FA} 30$ |
| N35 | NOR3 | N34,UP,F44QN |
| N30 | NOR3 | N23, N08,FA40 |
| N37 | NOR3 | FA1QN, FA 2 ON, FA30 |
| N38 | NDR3 | FA10,FA22,FA304 |
| N39 | NOR 3 | N211,N37,N30 |
| 1. 210 | forzz | ND13, NDI 4 |
| N211 | NOR2 | G421,FA30N |
| N212 | NOR2 | ND21, SUBS |
| N713 | NORZ | N312,N019 |
| N214 | NDKZ | N $215, \mathrm{~N} 25$ |
| N215 | NOR2 | N216,N22 |
| N 216 | NOK2 | N32,N33 |
| N217 | NOR2 | N218,5UBS |
| N218 | NORZ | N212,N31 |
| N219 | NOR2 | N214, SUBS |
| N2? ${ }^{\text {a }}$ | NOR2 | N213,5ubs |
| N*10 | NOR3 | N35,N36,N27 |
| 3 4112 | NOK3 | N28, N29, N210 |
|  | Nor3 3 | N39,PE,N23 |
| N01 | HAND3 | CE1, CE2,CE3 |
| ND2 | NAND3 | CE4,CES,CE6 |
| 203 | /AMO3 | FA2ON, FA3UN,FA4ON |
| N07 | NANO2 | FA10\%, F A2 ON |
| Nuld | NAND3 | FA1Q,FA20,FA3U |
| vils | NANO3 | ND8, FA4 $2, ~$ B15 |
| F6tit | NaND3 | BtN,FA10,FA20 |
| N012 | NAND3 | FA30,FA42, UP |
| tenl3 | NAND 3 | N22, UP, FA10 |
| 7.014 | N4NO3 | FA2ON, FA3CN, FA54 |
| f.015 | NAND2 | $P 2, P E$ |
| ND16 | Nand 3 | 6432,N24,723 |
| N017 | NANO3 | N34,N23,FA40N |
| $\text { NO } 18$ | NAND3 | UP,FAL ${ }^{\text {dN,G711 }}$ |
| tol9 | NAND2 | NO1 5,ND16 |
| W020 | NAND3 | No17,N31O.NOI8 |
| N021 | NAN02 | PE,CLK |
| NE TENO |  |  |
|  |  | 407 SIGNALS ASSFMBLED |
|  | 04.07 | PCT OF FAIRSIM CAPACITY |

Figure 5. FAIRSIM coding of up/down counter.

## 3400 Micromosaic ${ }^{\text {TM }}$ Array Cell Set

The library of cells utilized in the computer aided design of custom arrays has been extensively characterized to provide an operating history as a function of temperature, power supply variation and fan-out.

The Micromosaic array has been designed for and characterized over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. These custom arrays are also available in an industrial range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. MOS circuitry performance depends strongly upon the operating temperature of the chip. In general, speed and power dissipation are inversely proportional to temperature, and directly proportional to the power supply voltages. At $-55^{\circ} \mathrm{C}$, power dissipation is approximately 1.4 times the room temperature value and propagation delays are approximately 0.7 of the room temperature value. Conversely, at $+125^{\circ} \mathrm{C}$, power dissipation is approximately 0.7 and propagation delays are 1.4 times the room temperature value.


BBUF: This cell is similar in concept to BUF, but impedances are lower for increased capacitive drive capability.


BUF: This "totem-pole" output buffer is utilized for driving off-chip capacitive loads. Logically, it operates as an inverter.


BA: This binary adder cell accepts inputs A, $B$ and $C$ and generates active level high SUM and CARRY (ZSN and ZCN) outputs.


CG: The clock generator cell is utilized to convert single-phase clocks to non-overlapping twophase clocks. Buffer outputs provide good onchip capacitive drive capability. Where speeds or fan-outs are low, this same function may be achieved more economically with standard gates.


EXP: The expander provides two series transistors for the purpose of expanding the logic capability of other cells.


DNOR2: This cell provides two independent two-input NOR gates.


EXP3: This expander provides three series transistors for the purpose of expanding the logic capability of other cells.


FRS1: This single-phase, R-S, master-slave flipflop is useful for general purpose logic requiring a single-phase clock. An asynchronous reset is provided. For normal operation, CPA and CPB are commoned as the clock input, CDA and CDB are commoned as the asynchronous reset. The outputs change state on the positivegoing clock transition.


FRS2: The R-S flip-flop with a two-phase clock is useful for general logic applications where a two-phase clock is available. For normal operation, CPA and CPB are commoned as one phase of the clock inputs and CPN as the other phase. The outputs change states on the negativegoing transition of CPN. An asynchronous reset is provided on the master only.


FRS3: This R-S flip-flop with a two-phase clock is similar to FRS2 with the exception that no direct clear is provided. Normally, CPA and CPB are commoned to one phase of the clock input, and CPNA and CPNB are commoned to the other phase.


FT1: This toggle flip-flop is useful for implementing ripple counters with single phase clocks. Normally, CPA and CPB are commoned to the clock input; the flip-flop will toggle on the positive-going clock transition. CDA and CDB are commoned as the asynchronous reset.


FT2: This toggle flip-flop utilizes a two-phase clock for operation. Normally, CPA and CPB are commoned to one phase of the clock input, CPN to the other phase. This clock typically is provided by the Q and the QN outputs of the previous stage. An asynchronous reset is provided to the master only.


GA1: This gating array provides the function: $\overline{(A 1+B 1) \cdot(A 2+B 2)}$ or $\overline{A 1} \overline{B 1}+\overline{A 2} \overline{B_{2}}$


GA2: This gating array provides the function: $\overline{(A 1 \cdot A 2})+(B 1 \cdot B 2)$ or $(\overline{A 1}+\overline{\mathrm{A} 2})(\overline{\mathrm{B} 1}+\overline{\mathrm{B} 2})$


GA3: This gating array provides the function: $(\mathrm{A} 1 \cdot \mathrm{~A} 2)+(\mathrm{B} 1 \cdot \mathrm{~B} 2)+\left(\mathrm{C} 1 \cdot \mathrm{C}_{2}\right)$


GA4: This gating array provides the function $(A 1 \cdot A 2)+(B 1 \cdot B 2)$ at $Z 2$ and its complement at Z 1 .


GA5: This gating array provides the function $\overline{\mathrm{A} 1+\mathrm{A} 2}$ at Z 2 and $(\mathrm{A} 1+\mathrm{A} 2) \overline{(\mathrm{B} 1 \cdot \mathrm{~B} 2})$ at Z 1 . When $\mathrm{A} 1=\mathrm{B} 1$ and $\mathrm{A} 2=\mathrm{B} 2$, the EXCLUSIVEOR function is generated.


GA6: This gating array provides the function $\overline{\mathrm{A} 1 \cdot \mathrm{~A} 2}$ at Z 2 and $(\mathrm{A} 1 \cdot \mathrm{~A} 2)+(\overline{\mathrm{B} 1+\mathrm{B} 2})$ at Z 1 . When $A 1=B 1$, and $A 2=B 2$, the comparison function is generated.


GA7: This gating array provides two, two-input NOR gates having a common input.


GA8: This gating array provides the function: $\overline{A 1} \cdot A_{2} \cdot A_{3}+B 1 \cdot B 2 \cdot B_{3}$


HPI: This driver element, logically a two-input NOR, provides lower impedance devices for improved capacitive drive capability.


LRS: The LRS latch cell provides a single bit of storage and is useful for register applications. The latch is set when both S1 and S2 are low; reset when R1 and R2 are low.


MPI: This driver element, logically a two-input NOR, provides lower impedance devices for improved capacitive drive capability.


NAND2: This gate provides the function $\overline{\mathrm{A} 1 \cdot \mathrm{~A} 2}$ or $\overline{\mathrm{A} 1}+\overline{\mathrm{A} 2}$


NAND3: This gate provides the function $\overline{\mathrm{A} 1 \cdot \mathrm{~A} 2 \cdot \mathrm{~A} 3}$ or $\overline{\mathrm{A} 1}+\overline{\mathrm{A} 2}+\overline{\mathrm{A} 3}$


NOR2: Provides the function $\overline{\mathrm{A} 1+\mathrm{A} 2}$ or $\overline{\mathrm{A} 1} \cdot \overline{\mathrm{~A} 2}$


NOR3: Provides the function $\overline{\mathrm{A} 1+\mathrm{A} 2+\mathrm{A} 3}$ or $\overline{\mathrm{A} 1} \cdot \overline{\mathrm{~A} 2} \cdot \overline{\mathrm{~A} 3}$


NOR4: Provides the function
$\overline{\mathrm{A} 1+\mathrm{A} 2+\mathrm{A} 3+\mathrm{A} 4}$ or $\overline{\mathrm{A} 1} \cdot \overline{\mathrm{~A} 2} \cdot \overline{\mathrm{~A} 3} \cdot \overline{\mathrm{~A} 4}$


NOR5: Provides the function
$\overline{\mathrm{A} 1+\mathrm{A} 2+\mathrm{A} 3+\mathrm{A} 4+\mathrm{A} 5}$ or $\overline{\mathrm{A} 1} \cdot \overline{\mathrm{~A} 2} \cdot \overline{\mathrm{~A} 3} \cdot \overline{\mathrm{~A} 4} \cdot \overline{\mathrm{~A} 5}$


NREX2: This two-input NOR expander provides two parallel transistors for expansion of other cells.


NREX3: This three-input NOR expander provides three parallel transistors for expansion of other cells.


OUT: The output driver, logically equivalent to a NOR2 driving a low impedance inverter, is used where high capacitive drive is required. The output characteristics are similar to those of the HPI.


PD: The pull-down cell provides a single low impedance MOS device useful for output buss connections. In addition, the PD element may be used on-chip to pull down a maximum of four gates.


PDO: This pull-down cell provides an input inverter input to a PD element.

## MOS or Bipolar Compatibility

The 3400 cell set is designed to operate with either of two sets of supply voltages. One set of voltages is utilized for MOS compatible arrays and the other set is for bipolar compatible arrays. The magnitude of the device thresholds is optimized for each set of conditions and is fixed by the manufacturing process. The nominal performance characteristics for each of the two sets of operating conditions are outlined below. This brochure describes a general purpose custom capability rather than complete worst-case and best-case performance characteristics of each cell. More detailed characterization data on both the high and low threshold cell sets are available upon request.

## High Threshold Micromosaic ${ }^{\text {u }}$ Array (MOS Compatible)

The high threshold circuits have device turnon voltages in the range of -2.9 to -4.2 volts. The circuits have been characterized with the resistor gate supply voltage, $\mathrm{V}_{\mathrm{R}}$, in the range of $-28 \pm 4 \mathrm{~V}$ and the resistor drain supply voltage, $V_{00}$ in the range of $-10 \pm 2 \mathrm{~V}$. Assuming nominal voltages ( -28 and -10 volts), the typical MOS load resistor impedance is $75 \mathrm{k} \Omega$ at room temperature, and the impedance of on switching devices to ground is typically $6.5 \mathrm{k} \Omega$. Worst-case noise immunity is greater than 1 volt under any of the operating voltage and temperature conditions, and nominal power dissipation per "on" gate (output low) is 1.2 mW . In addition, each output buffer required by the design dissipates approximately 8 mW when the output is low.
To quickly estimate power dissipation, assume $50 \%$ gate and buffer duty cycles. Thus, a 150 gate array with 10 buffers would dissipate 130 mW under nominal conditions.

On-chip propagation delays, and therefore the operating frequency of a custom subsystem, depend on the load capacitances associated with each internal node. Under the typical conditions of $\mathrm{V}_{\mathrm{R}}=-28 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=-10 \mathrm{~V}$, and $\mathrm{T}=25^{\circ} \mathrm{C}$, average propagation delays are $50 \mathrm{~ns} / \mathrm{pF}$ "on" chip. Each fan-out typically contributes 0.3 to 0.5 pF , depending on the transistor type and interconnection variables. In general, a useful typical propagation delay figure is about 70 ns per internal logic level. Thus, for a design with a maximum of seven levels of logic, the maximum room temperature operating frequency would be in the neighborhood of 2 MHz .

## Low Threshold Micromosaic ${ }^{\text {TM }}$ Array (Bipolar Compatible)

The Micromosaic array cell topologies employed in high threshold voltage circuits are equally well suited to low threshold circuits operating with significantly reduced voltage levels. In fact, several designs have been implemented in both high and low threshold technologies utilizing the same mask sets. The low threshold devices have turn-on voltages of -1.7 V to -2.3 V and are typically operated with the $\mathrm{V}_{D D}$ pin connected to ground potential and the substrate ( $\mathrm{V}_{\text {s5 }}$ ) operated at a positive potential between +4.5 V and +6 V . This provides input and output logic levels of ground and approximately 0.75 V below the $\mathrm{V}_{\text {sS }}$ supply. The resistor gate bias voltage, $\mathrm{V}_{\mathrm{R}}$, is set between -7 V and -20 V , for the low threshold arrays, which gives an effective bias relative to the substrate of from -11.5 V to -26 V , depending upon $\mathrm{V}_{55}$. The nominal operating voltages for low threshold Micromosaic arrays are $\mathrm{V}_{\mathrm{R}}=$ -15 V and $\mathrm{V}_{\mathrm{ss}}=+5 \mathrm{~V}$. These conditions yield a nominal resistor value of $90 \mathrm{k} \Omega$ and a switching device on impedance of $15 \mathrm{k} \Omega$. Worst-case noise immunity is somewhat less for low threshold arrays compared to the high threshold circuits because of the reduced ratio of switching device impedance to load resistor impedance and lower device threshold voltages.
The low voltage Micromosaic arrays may be interfaced directly to bipolar current sinking logic if proper precautions are taken. The Micromosaic inputs require a $V_{\text {IL }}$ of $\leq 400 \mathrm{mV}$, and a $V_{I H}$ of $\geq\left(V_{S S}-100 \mathrm{mV}\right)$. This may be obtained by the use of a $\mathrm{DT} \mu \mathrm{L}$ or $\mathrm{LPDT}_{\mu} \mathrm{L}$ resistive pull-up gate driving Micromosaic inputs only. The Micromosaic outputs may drive bipolar circuitry by utilizing a BUF element to drive a single LPDT $\mu \mathrm{L}$ load. Other techniques to drive $\mathrm{DT} \mu \mathrm{L}$ or $\mathrm{TT}_{\mu \mathrm{L}}$ loads directly may be practical depending on specific conditions.

Power dissipation is reduced considerably for low threshold arrays primarily due to the reduced logic voltage swing. Nominal power per "on' 'gate is 0.23 mW . This figure can be significantly reduced by reducing the magnitude of the resistor bias supply. Output buffer power dissipation is also lower for low threshold circuits (due to the lower $\mathrm{V}_{\mathrm{R}}$ bias) and is typically 4 mW per "on" buffer.

On-chip propagation delays for the nominal voltages suggested above are approximately


Figure 6. Logic diagram, 3410 Four-Bit Up/Down Pinary-BCD Counter.
the same as those measured for the high threshold circuits. The typical delay is $70 \mathrm{~ns} / \mathrm{pF}$, and for typical fan-outs, a propagation delay of 110 ns per logic level is useful for speed estimates.

Finally, the temperature dependence of low threshold Micromosaic arrays is similar to that of the high threshold circuits. The effect of threshold changes with temperature, which tends to offset changes in device impedance, is more significant for low threshold circuits; however, the speed and power variations with temperature are slightly reduced from the figures reported above for the higher threshold system.

## Applications

The 3410/11 Four-Bit Up/Down Counter is a typical Micromosaic array application. The logic diagram is shown in Figure 6. This counter provides the capability for counting in BCD or binary, controlled by the BIN input, and up or down as controlled by the UP input. A six input Count Enable input allows up to seven 3410/11 counters to be connected as a 28 -bit synchronous up/down counter. A decoded terminal count and synchronous parallel entry are also provided. The connection as a 16 -bit counter is shown in Figure 7.

The Fairchild CAD system was utilized to design the 3410/11; the FAIRSIM computer description for the 3410/11 is shown in Figure 5. The signal names were arbitrarily selected. This description was used by the Computer Aided Design system to perform cell placement and interconnection routing. The computer-generated layout description is shown in Figure 8. A photomicrograph of the completed chip is shown in Figure 9.

## Packaging

Micromosaic arrays are available in a variety of packages. Package selection is determined by the number of pins, thermal transfer, and form factor. Standard Fairchild packages presently consist of 16, 24, 36 Dual-In-Line and ribbon (Flatpack) types. In addition, multi-chip packages will be available for logic requirements exceeding the economic capability of a single Micromosaic array chip, or designs requiring special interface requirements. Fifty and 64 pin packages are being developed to accommodate arrays requiring more than 36 connections.

## Testing

The number and types of tests performed on a Micromosaic array depend on logic design, required confidence level, and eventual environment. Potential failure modes must be analyzed to determine the proper tests. Worst-case DC measurements will be required for inputs and outputs to assure that interfaces with other devices achieve the desired margins. The number of such tests is proportional to the number of pins, and in general will be small in comparison to functional tests. Functional tests will verify the transfer function, truth table, or state diagram of the device and will check internal devices.

Functional tests may be conveniently classified into two groups: performance and acceptance tests. Basically, a performance test validates the basic design of the array. It consists of applying a representative sampling of input sequences which verify that operation is as expected. It is the type of a test that would be written for the FAIRSIM program to verify a design. On the other hand, acceptance tests



Figure 8. Computer generated interconnection layout for 3410 Four-Bit Counter.


Figure 9. 3410 Four-Bit Counter photomicrograph.
must verify the complete operation of the device before it is shipped. These tests are inherently longer than performance tests and yet, because they (or some portion of them) must be applied to every array manufactured, they must be reasonably short. The program performs three functions:

1. It analyzes the FAIRSIM performance test and generates a list of untested array elements. At this point, more tests may be written in FAIRSIM format to test the array more completely, or automatic test generation selected.
2. It performs automatic test generation using sophisticated algorithms to select optimum test sequences. These additional tests are then combined with the performance tests to form the final functional acceptance test.
3. It provides automatic formatting of test sequences to the appropriate tester format.

Functional testing is presently being done using Fairchild Instrumentation 8000A Array Testers. Tests can be either hand-generated in the FAIRSIM language, or automatically generated and machine-formatted in the 8000A input format.

The 8000A will perform DC function testing on arrays containing up to 50 pins. A photograph of the unit is shown in Figure 10. Basically, the tester stores in memory a sequence of forcing functions and expected output responses plus control words which identify package pins as input, output, or "don't care" terminals. The tester sequentially applies logic levels representing forcing functions to the array inputs and compares actual array outputs to the predicted responses on a go/no-go basis.

A complete description of the 8000 A is available in the publication 8000A Array Test System.

While the 8000A performs only limited parameter testing, the new Fairchild Instrumentation 8000B Array Tester, currently in advanced development, combines the functional capability of the 8000A with the parameter testing of a 5000. In the interim, parameter tests are being performed on the Fairchild Instrumentation 5000 Integrated Circuit Tester.


Figure 10. Digital array test system.

## Summary

These customer benefits are associated with the use of 3400 Micromosaic ${ }^{\text {™ }}$ Arrays:

1. Fast design turnaround time and low nonrecurring design costs - This results from the speed and accuracy of a totally integrated Computer Aided Design system. By utilizing predesigned and characterized cells, engineering "redesigns" are drastically reduced.
2. Low cost/gate function - The production cost of an LSI circuit is a function of chip fabrication, packaging and testing costs. In addition to the very accurate computer-controlled maskmaking of the 3400 , which contributes to its excellent yield, the advanced semiconductor technology and concise allocation of interconnections based on actual requirements make 3400 Micromosaic Array chip sizes competitive with conventional "hand-crafted" custom arrays. Packaging and testing of custom arrays (which can be the principle expense) are the same for "hand-crafted" and Micromosaic arrays. This results in economical production of Micromosaic arrays from a few hundred to hundreds of thousands of parts.
3. Parameter flexibility - With the cell design of Micromosaic arrays, high voltage (MOS compatible) and low voltage (bipolar compatible) arrays can be generated from the same mask set. In addition, the extensive characterization available allows reliable operation over large ranges of power supply variation. Performance over the industrial temperature range ( $0^{\circ}$ to $+70^{\circ} \mathrm{C}$ ) or the full military range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) is fully specified.
4. Delineation of responsibility - Finally, a prime customer benefit of the Micromosaic array concept is the flexible, but well-defined delineation of responsibility. All too often, misunderstanding of specifications or customer generated artwork have resulted in unusable arrays and a question of which party was responsible for the error. With Micromosaic arrays, the customer has final responsibility to approve operation of the design, as simulated on the CAD system, before artwork is started. Changes at this stage are easy and the need for functional breadboarding is eliminated. After customer approval, arrays are produced and tested by Fairchild using the customer approved test sequences.

## FAIRCHILD SALES OFFICES

HUNTSVILLE, ALABAMA
2109 W. Clinton Bldg. 35805
Suite 420
Tel: 205-536-4428
TWX: 810-726-2217

## PHOENIX, ARIZONA

301 West Indian School Rd. 85013
Suite 103
Tel: 602-264-4948
TWX: 910-951-1544
LOS ALTOS, CALIFORNIA
Village Corner, Suite L
El Camino and San Antonio Rds. 94022
Tel: 415.941-3150
TWX: 910-370-7952
LOS ANGELES, CALIFORNIA
6922 Hollywood Blvd. 90028 Suite 818
Tel: 213-466-8393
TWX: 910-321-3009
DENVER, COLORADO
2765 South Colorado Blvd. 80222
Suite 204
Tel: 303.757.7163
TWX: 910-935-0706

## HAMDEN, CONNECTICUT

Building 15
60 Connolly Parkway, Rm. 406514
Tel: 203-248-1888
FT. LAUDERDALE, FLORIDA
3440 N.E. 12th Ave., Rm. 233308
Tel: 305-566-7414
TWX: 510-955-9840
ORLANDO, FLORIDA
7040 Lake Ellenor Dr., Rm. 13032809
Tel: 305-855-8012
TWX: 810-850-0152

ELMWOOD PARK, ILLINOIS
7310 West North Avenue 60635
Tel: 312-456-4200
TWX: 910-255-2064
COLLEGE PARK, MARYLAND
4911 Niagara Road 20740
Room 2C
Tel: 301-935-0351
TWX: 710-826-9654

## WAKEFIELD, MASSACHUSETTS

Lakeside Office Park 01880
Room 2
Tel: 617-245-8880
TWX: 710-348-0424
DETROIT, MICHIGAN
24755 Five Mile Rd. 48239
Tel: 313-537-9520
TWX: 810-221-6936
MINNEAPOLIS, MINNESOTA
4901 W. 77th Street 55435
Room 104
Tel: 612-920-1030
TWX: 910-576-2944
ALBUQUERQUE, NEW MEXICO
c/o Hyer Electronics
130 Alvarado Dr., N.E. 87108
Tel: 505-265-5601
TWX: 910-989-1679
JERICHO, L. I., NEW YORK
50 Jericho Turnpike 11753
Tel: 516-334-8500
TWX: 510-222-4450
POUGHKEEPSIE, NEW YORK
44 Haight Avenue 12603
Tel: 914-454-7320
TWX: 510-248-0030

## SYRACUSE, NEW YORK

731 James Street, Room 30413203
Tel: 315-472-3391
TWX: 710-348-0424
DAYTON, OHIO
5055 North Main Street 45415
Tel: 513-278-8278
TWX: 810-459-1803
JENKINTOWN, PENNSYLVANIA
100 Old York Road 19046
Tel: 215-886-6623
TWX: 510-665-1654

## DALLAS, TEXAS

10210 Monroe, Suite 10275220
Tel: 214-352-9523
TWX: 910-861-4512

## SEATTLE, WASHINGTON

700 108th Avenue Northeast Suite 211
Bellevue, Washington 98004
Tel: 206-454-4946
TWX: 910-443-2318

## ONTARIO OFFICE

P.O. Box 160

1040 Martin Grove Road
Rexdale, Ontario, Canada
Tel: 416-248-0285
TWX: 610-492-2700

## QUEBEC OFFICE

P.0. Box 238

Pointe Claire, Dorval, Quebec
Tel: 514-684-1516
TWX: 610-492-2700

## Technical Specification

To expedite the quotation of a custom Micromosaic array, the Technical Specification sheet that follows may be completed and submitted
to your local Fairchild sales engineer along with a logic specification or logic diagram. This will allow the array systems engineers to consider all aspects of your requirements.

## CUSTOM MICROMOSAIC ${ }^{\text {TM }}$ ARRAYS TECHNICAL SPECIFICATION

Customer: $\qquad$
Device: $\qquad$ Date Prepared:

Technical Interface Desired:

| Performance Specification | $\square$ | FAIRSIM Coded Logic and Tests |
| :--- | :--- | :--- |
| General Logic Diagram | $\square$ | Micromosaic Cell Logic Diagram |
| Above with Functional Test Specification | $\square$ | Above with Functional Test Specification |
|  |  | Pins Used: |
| Package Type: |  |  |
| Voltage Supplies: $V_{D D} \longrightarrow$ |  |  |

Temperature Ranges: Operating $\quad$ Storage $\square$

Noise Immunity:
Min. "Low" Level Noise Immunity on Chip Min. "High" Level Noise Immunity on Chip $\qquad$

## Thermal Characteristics:

Maximum Operation Junction Temperature $\quad{ }^{\circ} \mathrm{C}$
Junction to Case _ ${ }^{\circ} \mathrm{C} / \mathrm{W}$
Junction to Ambient $\longrightarrow{ }^{\circ} \mathrm{C} / \mathrm{W}$

## Desired Development Time:

Simulation Finished (ARO) $\qquad$ Weeks, Parts Delivered After Approval of Simulation $\qquad$ Weeks

## Available Power Dissipation:

| Nominal: |  |  |
| :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{GG}}=$ | Volts | $\mathrm{V}_{\text {SS }}=$ |
| $\mathrm{V}_{\mathrm{DO}}=$ | Volts | $\mathrm{T}=\square$ |

Worst Case:

| $V_{G G}=$ | Volts | $\mathrm{V}_{S S}=$ |
| :--- | ---: | ---: |
| $\mathrm{V}_{D D}=$ | Volts | $\mathrm{T}=\square$ |

Speed Requirement - Choose Most Applicable Specification:

| Worst-Case Propagation Delay | Minimum Input Pulse Width |
| :--- | :--- |
| Clocks: |  |
| Maximum Input Frequency | Duration of CP (Min.) |
| Phases Externally Generated | Duration of CPN (Min.) |
| Phase(s) Internally Generated | Clock Transition Time |
| Amplitude of External Clock: Min. |  |

## Inputs:

Logic Swing: "LOW" Level "HIGH" Level

Input Impedance
All inputs have non-destructive internal protection against over voltage to prevent rupture or gate oxides.

Outputs:
Impedance to Substrate: Nominal
Maximum
$\xrightarrow{2}$
Impedance to $V_{D D}$ : Nominal
Maximum
Load
Voltage Swing

Qevi Ntodly $650-327-4224$

FAIRCHILI


Thank you for belping us celebrate the
dedication of Fairchild Semiconductor's
new Shiprock facility-
a partnership in progress.
September 6, 1969
Shiprock, New Mexico

The talents of the Navajo people extend beyond imagination. A Navajo woman weaves a perfectly patterned rug without ever seeing the whole design until the rug is completed. Weaving, like all Navajo arts, is done with unique imagination and craftsmanship, and it has been done that way for centuries.


Building electronic devices, transistors and integrated circuits, also requires this same personal commitment to perfection. And so, it was very natural that when Fairchild Semiconductor needed to expand its operations, its managers looked at an area of bigbly skilled people living in and around Shiprock, New Mexico, a city of 8000 located in the northeast corner of the vast Navajo lands.
That was in 1965 . Since then, Fairchild's
Shiprock manufacturing and training operation bas served as the keystone of $a$ planned industrial development complex conceived by the Navajo Tribal Council as part of its effort to shift the economic base of the tribe from one purely agricultural to a more diversified mix of business and industry. From 50 initial employees, Fairchild's Shiprock facility bas grown to almost 1200 men and women, making Fairchild the nation's largest non-government employer of American Indians. All but 24 of the 1200 are Navajo; in fact, of 33 production supervisors, 30 are Navajo.


As Shiprock grew to become a critical link in Fairchild's world-wide network of mamufacturing operations, it became quite evident that more space would be needed to house this fast-growing operation. Under the direction of the Navajo Tribal Council, a 33,600 square foot modern mamufacturing facility laas just been constructed in Shiprock, and in early August Fairchild moved into this brand new one-level structure. Housing the most advanced semiconductor electronic assembly equipment in the world, this brightly decorated, fully air-conditioned building also features an employee cafeteria and a parking area for added comvenience. And, there is ample room for further expansion of the operation.


The blending of innate Navajo skill and Semiconductor's precision assembly techniques has made the Shiprock plant one of Fairchild's best facilities-not just in terms of production but in quality as well.
Quality becomes a necessity in the semiconductor business. Fairchild's transistors and integrated circuits, some of which before packaging are no larger than the bead of a pin, must perform to perfection in complex computers, electronic appliances, radios and televisions, and on the way to the moon as part of Apollo's communications, guidance, and gyro systems or in instrumentation units located in various stages of the Saturn rocket.
Back on earth, the success of the Shiprock facility can easily be measured in terms of growth and expansion. However, the real value of this progress lies in the creation of meaningful jobs for those who bave not had jobs, jobs which will keep them in the land they love and among the people they know. And, that is success in very real terms.

A Fairchild 9040 integrated circuit geometry shown enlarged on the opposite page is in reality this tiny cloip. It is packaged in this 13-lead flat pack, just one of many different electronic devices made by the men and women who work at Fairchild Semiconductor's Shiprock facility. The 9040 is used in connmunications satellites like COMSAT.


The dedication of this new Shiprock plant is proof of the successful partnership that exists between the Navajo people, the United States Government, and private industry, today represented by Fairchild Semiconductor. In the next several years we expect to see expansion of this nearly all Navajo operated plant, concurrent with further development of the Shiprock community and increased opportunities for all Navajos. There is no doubt in my mind that the buman and physical resources of the Navajo people will be a vital and key part of the American economy. We are glad we came to Shiprock to play some part in this industrial growth.

Dr. C. Lester Hogan
President and Chief Executive Officer, Fairchild Camera and Instrument Corporation


We are very proud of our association with Fairchild. Together we have turned a hopeful idea into a successful and prosperous business reality. The past four years can best be described as the industrialization of a sleeping giant. The future lies in using the lands of the Navajo people for businesses such as this, places where Navajo labor and skill can be used for the benefit of all people.

Raymond Nakai
Chairman, Navajo Tribal Council


The most important ingredient of any manufacturing operation is people, and I happen to think we have very special people bere at Shiprock. The Navajo men and women working here have made my job as Plant Manager one of the most pleasant experiences of my whole life. Their adaptabilities and proven skills have shown they can do any job well, and their industriousness and desire to learn is unmatched. I bope that in the very near future every job in this plant, including mine, will be beld by Navajos. The credit for our success here belongs to them.

Paul Driscoll
Shiprock Plant Manager


It is lovely indeed, it is lovely indeed I, I am the spirit within the earth The feet of the earth are my feet The legs of the earth are my legs
The bodily strength of the earth is my bodily strength The thoughts of the earth are my thoughts The voice of the earth is my voice The feather of the earth is my feather All that belongs to the earth belongs to me All that surrounds the earth surrounds me I, I am the sacred words of the earth It is lovely indeed, it is lovely indeed.
-Song of the Earth Spirit, Origin Legend

## .

## Reriftadly

 650-327-4224FAIRCHILD
SEMICONDUCTOR

IARCH 3, 1975

Fairchild said yesterday (Sunday) it has been forced to suspend SEMI CONDUCTOR ASSEMELY OPERATIONS ON THE NAVANO RESERVATION AT SHIPROCK, NEW MEXICO, DUE TO THE CONTINUED OCCUPANCY OF THE PLANT BY AN ARMED GROUP OF AMERICAN INDIANS.

WILFRED J, CORRIGAN, PRESIDENT AND CHIEF EXECUTIVE OFFICER, SAID THE COMPANY IS TAKING STEPS TC MEET CUSTOMER REQUIRENENTS THP.OUGH ALTERNATIVE MANUFACTURING MEANS.

Employees of the navano-onned facility have been notified of the ACTION AND ADVISED THEY WILL BE INFORNED BY FAIRCHILD OF ANY FURTHER DEVELOPMENTS REGARDING THE SEIZURE.
"ON THE EASIS OF THE REFUSAL BY AN ARMED, OUTSIDE GROUP -- REPREJENTING NEITHER EMPLOYEES, TRIBAL AUTHORITITES NOR THE COMMUNITY -- TO SURRENDER CONTROL OF THIS PLANT; ${ }^{\text {, FAIRCHILD }}$ HAS NO CHOICE BUT TO SUSPEID CURRENT OPERATIONS IN SHIPROCK," |R, CORRIGAN SAID.
"THE QUESTION OF RESUMING PRODUCTION " WHEN THE INTRUDERS LEAVE CONTINUES TO BE EVALUATED BY THE COMPANY," HE SAID.
"Fairchild regrets that its 10-year relationship with the navajo COMMUNITY HAS BEEN DISRUPTED BY THE FORCIBLE SEIZURE AT SHIPROCK, ,.E CONTINUE TO SUPPORT THE EFFORTS OF THE NAVANO NATION, WHICH BOTH OWNS THE FACILITY AND GOVERNS THE RESERVATION, TO REGAIN CONTROL OF THE PLANT WHILE ASSURING THE SAFETY OF ALL CONCERNED.
", $\mathcal{E}$ APPRECIATE ALSO THE SUPPORT THAT OUR EMPLOYEES AND THE SHIPROCK community continue to give Fairchild in this regrettable and entirely UNWARRANTED SITLATION," |lR, CORRIGAN SAID.

Qui ytedly

$$
650-327-4224
$$

The Splintering of the Solid-State Electronics Industry


Copyright © 1969 Technology Communications, Inc.

# The Splintering of the Solid-State Electronics Industry 


#### Abstract

One of the most striking features of high technology companies in the past twenty years is the spinoff. Indeed, around certain small geographical centers, the process of creating new com-panies-from financing, to organizing people and material resources, to making and distributing products-has become a way of life. Take the semiconductor industry. In the last year and a half twelve new semiconductor firms were launched around San Francisco. Most of them, either directly or indirectly , were spinoffs of Fairchild Semiconductor Corporation, which has already had a rich spinoff history. In looking into this recent spinoff episode, senior editor $\bullet$ Nilo Lindgren • asks whether we may not be seeing the first signs of a fundamental change in the way business is conducted in this country.


From the traditional point of view as to how new industries are formed and evolve, the semiconductor industry, now barely 20 years old, presents some puzzling problems to the industrial anthropologist. It
grows fast, going through generation after generation technologically. Right now, like the computer industry which is its technological peer and natural ally, it is embarked on the realization of fourth-generation concepts. And it shows no signs of losing momentum. Indeed, one of the striking characteristics of this industry is the rate at which it spins off new small companies, and the surprising number of these that survive and grow. Despite predictions that the giants will absorb the little companies and grow more dominant (as the automotive companies did in their earlier stages of evolution) there are signs that an opposite tendency is operative.

In the past year
and a half, for instance, 12 new semiconductor firms have been started in the San Francisco Bay area alone, all of them



In the beginning, Shockley co-invented the transistor, and then he decided to go back home to Palo Alto where he started his own transistor company. That was the prolific seed of the West Coast semiconductor industry. Here Shockley, seated at the end of the table, is toasted on the occasion of his winning the Nobel Prize. With him in this early 1957 photo are four of the group of eight young scientists who left later that year to form the Fairchild Semiconductor Corp. At bottom left are Gordon Moore and Sheldon Roberts. At top, fourth from left, is Robert Noyce. Furthest at right is Jay Last. This year the last of the original eight founders of Fairchild left there for other ventures. Hoerni, Last, Roberts and Kleiner left in 1961 to found Amelco. Subsequently, Hoerni went on to found Union Carbide Electronics in 1964 and Intersil in 1967; when Amelco was purchased by Teledyne, Last stayed on to become a VP; Roberts went on to become a consultant and Kleinerfirst founded Edex, a non-semiconductor firm, and then began dealing in venture capital for electronic firms. Noyce and Moore left Fairchild in mid-1968 to form their own firm, Intel. Blank, the last to leave, joined Ness Industries, management and venture capital consultants in high-technology fields. Grinich, who has been teaching, rejoined Hoerni this October as an advisor to Intersil.
within a few miles of one another, and there are hints that other new companies are in the planning stage. This is not even counting a half dozen new semiconductor production equipment firms established during the same period.

Our correspondent
on the West Coast, Marion Lewenstein, whom we asked some months ago to dig out information on these new companies, reports that even in that industry, the peo-ple-in-the-know are stunned at the number of new entries into what has been from the very beginning one of the most phenomenal industries our industrially based country has seen.

You might think a saturation point would have been reached long ago. But counting the new arrivals, there are now nearly 25 semiconductor firms all in the same tight area just south of San Francisco. Why the sudden explosion of new firms? Why all in the same region?
one looks into it, one finds that almost all of these new firms are (directly or indirectly) spinoffs of Fairchild Semiconductor. Fairchild's own Route 128. That in itself is intriguing. Motorola in Phoenix and Texas Instruments in Dallas haven't experienced a spinoff history like that. And one successful spinoff from TI-Siliconixdidn't stay in Dallas. It nestled right up against the others within cannon shot of Papa Fairchild.

One can say, of course, that the attraction of living in Bay area California is part of the answer. It is, but only part.

One
can say advancing technology is part of the answer, but that isn't all either.

One could
say that what we are seeing is merely a short-term phenomenon, soon to be redressed and normalized, but this "explanation" short-circuits certain other suggestive alternatives.

We might ask, for instance, whether or not the electronics business, as typified in the semiconductor industry, is fundamentally different from other businesses? More generally, we can ask whether or not all modern high-technology business is fundamentally different from the business of the past.

In his book The Limits of American Capitalism, the economist Robert L. Heilbroner speculates persuasively that modern technology is a major glacial force changing the basic character of capitalism itself. Is it too far-fetched to imagine what we see in the semiconductor industry is a perceptible instance of such a fundamental change? Rather than living through a short-term event, typified by the trade press mind as "exciting" and "spectacular," might we already be going through the threshold of a more fundamental change whose long-term ramifications and consequences are not yet clear?

There is some evidence to support such a view, and some of the issues pertaining to it have already been discussed in past pages of Innovation-e.g., the increasing mobility of our society (Bennis); the social revolutionary upheaval and need for decentralization (Goodman); the semiconductor industry is no ordinary business, it supplies "vitamins" to the whole industrial structure ( J . Last); to list just a few.

If we are really in the process of such a fundamental change, what does it mean for the manager of advancing technology? How should he "read" his role?

Such speculative questions can hardly be answered conclusively, but they might be kept in mind as a frame of reference for the study of the semiconductor industry of the Bay area. We suggest that Fairchild's own Route 128 might be viewed as a case study of a more general phenomenon, the nature of which should be actively and vigorously explored.

The immediate reasons for the phenomenal growth of semiconductor companies near San Francisco are many and complex, but the character of the Fairchild Semiconductor Company, as the new president of the parent company (Fairchild Camera \& Instrument) Dr. C. Lester Hogan, points out, plays a major role. The fact is that Fairchild was started by eight extremely bright young men, and they attracted to them a group of highly energetic, bright professionals, both in the technical sense and in the marketing sense. This gave Fairchild, Hogan goes on, more than its share of industry leaders who could potentially strike out on their own, and subsequently did just that.

The result of this extraordinary spinoff history is shown on the family tree. The dozen new firms started in the last year and a half are shown in color. Although the tree shows that some of the new company organizers come immediately from other companies than Fairchild, almost all at some point in their careers worked at Fairchild. The map shows the small region where the dozen new companies are located.

In the same region is Hewlett Packard Associates, a semi-conductor manufacturer, which is extraor-
dinary for another reason. It is virtually the only firm in the region with no history of spinoffs-only three individuals have left the company so far as anyone knows. The answer? HPA has always had a strong policy of making their people feel comfortable and necessary to their job. Further, long before it became fashionable, the company had stock option plans that extended far down into the company, to the level of some factory workers. (In the past, Fairchild had no such stock options.) Although HPA is beginning to get big and unwieldly now, and there begins to be dissatisfaction, the image hangs on-"Hewlett Packard people stay."

Although the story of the "original eight" founders of Fairchild Semiconductor has been told many times by people in the electronics industry, the highlights need recapitulation here. In 1955, a half-dozen years after his co-invention of the transistor at Bell Telephone Labs, Dr. William Shockley left the Labs and after a brief flirtation with Raytheon in the East, returned to his native Palo Alto to start his own company, Shockley Transistor Corporation. That, in fact, was the beginning of the semiconductor industry on the San Francisco peninsula. Shockley was successful in attracting many really bright physicists and engineers, but was not so successful in his personal relations with them. This was one of the factors which (less than a year after he won the Nobel prize for his work leading to the transistor) helped lead to the departure of the group of eight who founded Fairchild Semiconductor in Mountain View, California. That was in September 1957 with the backing of the Fairchild Camera \& Instrument Corporation whose headquarters are on Long Island. The eight founders were Victor Grinich, John Hoerni, Jay Last, Sheldon Roberts, Eugene Kleiner, Julius Blank, Gordon Moore, and Robert Noyce, who two years later, in 1959, was put in charge of the Fairchild Semiconductor operation, and who managed it over most of the time of its spectacular growth.

The recent activi-
ties of the eight founders, who have now
all left Fairchild, are summarized in the Shockley photo caption. One might note that the eight have alone been directly responsible for the formation of at least five new companies since Fairchild, although only three men-Noyce, Moore, and Hoerni -are still directly involved in semiconductor manufacturing. The original Shockley Transistor Corp. meanwhile was bought by Clevite in 1959, then by ITT in 1965. ITT moved the R\&D work to Palm Beach, Florida, in 1968, and shut down Shockley's Palo Alto facility in 1969. Shockley himself moves between Stanford University, Bell Labs, and other non-semiconductor activities.

Though Fairchild grew fast after the breakaway from Shockley in 1957, it experienced its own first spinoff in 1959 when E. M. Baldwin left to form Rheem Semiconductor; and then in 1961, four of the original eight-Hoerni, Last, Roberts, Klei-ner-formed Amelco. This was quickly followed by the formation of Signetics also in 1961, of Molectro in 1962, and of General Micro-Electronics in 1963, all out of Fair-
child. Of the original eight, Hoerni must surely be the most restless or driven-since forming Amelco in 1961, he has gone on to form Union Carbide Electronics in 1964 and Intersil in 1967.

In retrospect, considering these and other subsequent spinoffs, one could conclude that the semiconductor industry (besides being what it is-one of the most competitive, gut-eating industries going) has also been one of the most unusual and spectacular schools of technical management in this country. It should be remembered that Shockley and the men he attracted were scientists, trained at a time when scientists expected to be just that, and before the tremendous financial rewards of semiconductor theory had become overpoweringly evident.

When Noyce, for instance, was made manager of Fairchild's operation, he was only 32 , he had no management experience, and more than that, some reluctance to become one. He resisted going with the defecting group at first, though he was prevailed upon. And when he was offered a management position, he took it partly because of an incident that had occurred during his work with Shockley. During the clashes that had gone on there, Shockley had conducted a straw vote among his thirty or so colleagues, asking who among them they believed would be the best technical leader. Everyone voted for Noyce! That expression of confidence persuaded Noyce, when the time came, that he should step into the position of making decisions and being responsible for them.

When Noyce and Moore left Fairchild in July 1968 to form a new company, followed not much later by the last of the original eight, Julius Blank who joined Ness Industries, it marked, in the world of electronics, the end of an epoch.

Noyce's departure was duly observed by the investment world. Fairchild stock took a sharp dip, the electronics and financial communities spawned rumors faster than the production lines turned out new semiconductor circuits, and Fairchild lived for the space of a breath without a leader. Then, C. Lester Hogan was lured away from Motorola by Sherman Fairchild to become the new president of Fairchild Camera \& Instrument Company, and hot after him came some of his erstwhile Motorola colleagues and an enormous lawsuit which is still to be settled.

It was not long before Hogan made his presence felt at Fairchild. From the outside, there was clearly, as the stories of departures and new appointments made the news, a lot of reorganizing going on as Hogan reshaped the company. From the inside, as Hogan studied the internal economics of the Fairchild operation, a fascinating insight emerged. Hogan discovered, in the retrospective of the records that in May 1965 there was an abrupt change for the worse in all the internal records-in sales, production, and so on. That sharp break came in exactly the same week that Noyce had left active management to act as a vice president of the parent company in the East! It showed, in Hogan's view, how brilliantly strong Noyce's command was of the semiconductor operations. Both Hogan and Noyce have concurred in stating that certain important changes were needed in Fairchild about that time. Hogan testified, "Bob Noyce made my job easy for me. He had already done all the hard things that needed to be done in building Fairchild, and he left the easier part for me."

Among other things, in fact, Hogan was able to attract some top quality semiconductor professionals who had not previously been at Fairchild. From Hewlett Packard, he got M. M. John Atalla; from Bell Labs came James Early; from Stanford came John Moll, a full professor.

Meanwhile, Bob Noyce and Gordon Moore had gone on, last July, to form their new company, Intel, as had been rumored, a company that almost everyone predicts will be as successful as was the original Fairchild. With its first products just coming into the
market ("right on schedule"), Intel projects at least $\$ 25$ million in sales within the first five years. Some people think they might do twice that. Noyce believes they will build up a $\$ 100$-million business "over a period of time."

Moore, Intel's vice president, stresses that although there is lots of room for specialization, and therefore room for new firms, the only way for a semiconductor company to stay in the mainstream is to get big. Yet, with the change at the top of Fairchild, which all (including Noyce) agree is for the best, the parent company is expected to remain a major and alert contender in the semiconductor business. Can there be two companies of the same great size in the same business? Much less 12? What are the chances of these new spinoffs?

The early rash of Fairchild spinoffs, in 1961-63, arose partially because many key people (including four of the original founders) felt frustrated by the increasing bigness of the company and by the refusal of the conservative Eastern headquarters to give stock options or profitsharing. One of Hogan's first acts, in fact, was to pass along a greater share of the action down through the lines with stock options. But the new spinoffs do not seem to come from dissatisfaction. Rather the reverse. The evolving technology of semiconductors is once again opening up handsome new opportunities.

Generally speaking,
the spurts of real growth in microelectronic firms have come with breakthroughs intechnology. For instance, Texas Instruments succeeded with its initiation of silicon transistors, Fairchild with the so-called double diffused and planar techniques, and Siliconix with so-called junction field effect transistors (FET's).

What is happening today in the semiconductor technology is potentially of a different order. As one looks at the new companies emerging, one could break down their product lines into two rather traditional categories-those that are going after different specialized segments of the market, and those that are exploiting the forefront technology to go after the colossal computer market. The latter category includes the so-called MOS (metal-oxidesemiconductor) and LSI (large-scale integration) technologies. The name LSI refers to the semiconductor chips that hold an enormous number of circuits rather than just a few components. For instance, one of the first products being developed by Intel is an entire 256 -bit memory that goes on a chip $1 / 10$ th of an inch on a side! A great deal is expected in the field of
advanced semiconductor memories for computers, especially if computer manufacturers do some redesigning to take advantage of such circuits.

What this means is that as computers become larger and faster, the standard concepts of their architecture are changing. It is said that the use of small, fast, more expensive semiconductor memories to act as buffers to assist the core memory could increase the performance of existing core memories by as much as $300 \%$. More attractive, but perhaps further away (as volume production drops the cost), is the use of semiconductor components for the core memories themselves. Thus, there is a push in the new small companies to perfect semiconductor memories and to persuade computer manufacturers of their advantages.

An-
other enormous new market growing out of the advancing technology will be for light-emitting devices, which the experts believe will find many possible uses (in digital readout, and so on).

But there is an aspect of the advancing semiconductor technology that goes even beyond these traditional directions, as vast as they are. The plain fact is that hardly anyone (in
all the other industries outside the semiconductor field) really grasps the enormous amount of electrical circuitry he now has available to him "on the head of a pin." That is, LSI's, or even smaller units, can undertake tasks in industries that never before used any electronics-all kinds of industrial machinery, for instance, could be redesigned for greater effectiveness and controllability through the incorporation of what amounts to the "intelligence" functions of LSI. Automobiles will certainly use more such microminiaturized functions-small cheap computers for safer driving, and the like.

This penetration of the semiconductor technology into other industries is really just beginning. It is going to require much "custom" designing of integrated circuits, and the redesigning of industrial (and home) equipment, but the semiconductor industry is consciously mobilizing itself for precisely this end. The consequence of this twin thrust-of semiconductors and computers-is that the Second Industrial Revolution (that of integrated information functions in all machines) that Norbert Wiener predicted 20 years ago is fast upon us (maybe in light of recent events, we should call it the Age of Electro-Aquarius).

In any event, much of the explosive spinoff and reorganizing within the semiconductor industry may be regarded as partly symptomatic of as a broadening of aims allied to a consciousness of specific new markets.

But what do the
new company founders say about themselves? Let's take a quick look in the next three pages.

## Semiconductor Country: an Overview

## Within the San Francisco

 Peninsula area, semiconductor firms are moving southward. Palo Alto, the initial location for Shockley and early Fairchild, is 35 miles south of San Francisco. Twenty five or more semiconductor facilities are located in this one small area. The furthest from one another is probably only 17 miles . . 20 at the most. Many are only $1 / 4$ mile off the extensive and swift freeway system, the furthest from a freeway is about $11 / 2$ miles. Airport connections, also important to the semiconductor industry, are excellent. San Jose has a growing airport; San Francisco has worldwide service; and fast helicopter service links up the major points of the whole Bay area.As the population increases in this area, all the newcomers who moved from crowded Eastern seaboard locations see some of the same problems of transportation, smog, hustlebustle they thought they had left behind. So the impulse is to move down toward San Jose where there is more open, cheaper land and fewer people. Some communities-like Sunnyvale's Science Industry Park and Santa Clara's Space Park-are trying to attract more of the electronics industry. The executives of the many semiconductor companies live mostly in the plushier areas west of Palo Alto -the Los Altos Hills, Saratoga, Portola Valley-where it is easy to commute to Santa Clara, Sunnyvale, Mountain View.



1. Advanced Memory Systems, Inc. is aiming mainly at developing socalled bipolar memory semiconductors, the technology in which the founders have had the greatest combined experience. This area, the founders feel, is not being properly served now. Also, there is less existing competition in the system area, so these people are using designers with computer experience to come up with customer-oriented products. The staff held middle management positions in advanced technology in their previous firms.

## Founders:

Robert Lloyd, president-formerly with IBM, manager of memory device development
Jerome Larkin, vp marketingformerly with Fairchild, IC product manager
Brent Dickson, vp manufacturingformerly Motorola, manager LSI production
Drew Berding, vp engineeringformerly IBM, manager high-speed memories
Charles Fa, vp technology-formerly of Collins, Newport Beach, manager IC technology

## Capitalization:

private plus two mutual funds Employees:
40 total; about 25 engineers

2. Advanced Micro-Devices, Inc., whose entire group of founders came from Fairchild, is considered to be most "market oriented" of all the new startups. The firm will specialize in medium scale integrated circuits (MSI) (both linear and digital types), and will emphasize its processing capability to distinguish itself from the big firms who can offer low costs through mass production. MSI complex linear and digital circuits, which are difficult to build, depend more on the kind of customized engineering that a small company can provide.
Founders: (all formerly of Fairchild) Walter J. Sanders, president Jack Gifford, vp marketing and business development John Carey, vp complex digital integrated circuits
Larry Stenger, vp complex linear circuits
Edwin Turney, vp sales \& administration
Jim Giles, director linear circuit engineering
Frank Botte, director linear circuit operations
Sven Simonsen, director complex digital engineering

## Capitalization:

investment houses and banks from both Coasts and Europe

## Employees:

11 at present; expect 50 by 1969, about half of whom will be professional staff

3. Avantek, Inc., which was started four years ago to produce broadband microwave components in microelectronic configurations, has launched its Micro Integrated Circuit Division to fulfill the need for highly specialized, exotic devices that the large companies are pretty much ignoring. Thus, by satisfying its own need for high frequency, high gain, low noise microwave transistors, amplifiers and oscillators, and by keeping pace with developments in other microwave areas, the company can take advantage of a grow-
ing advanced equipment market of other users as well. Because it had no semiconductor background,
Avantek lured Dr. Yozo Satoda from Hewlett Packard Associates and Dr. Andrew Anderson from Texas Instruments to head up the MIC Division. Founders:
Lawrence Thielen, presidentformerly of Applied Technology and Ampex
Dr. Yozo Satoda, manager MIC division-formerly of Hewlett Packard Associates
Dr. Andrew Anderson, manager active devices-formerly of Texas Instruments

## Capitalization:

Avantek (founded 4 years earlier) is parent firm

4. Cartesian, Inc., which was phased out of a mask-making company affiliated with Electromask, Inc. It will engage in circuit wafer fabrication and LSI masking for those other firms that can design and test their own circuits. What Cartesian offers is lower cost for mass production of LSI devices through low overhead and without high-priced circuit designers. Part of Cartesian's "talent" philosophy is to look not for supermen, but to get competent middle management from older firms where such men have no access to stock options.

## Founders:

Gerald M. Henriksen, chairman of the board and current president of Electromask, Inc.
Robert Cole, president-formerly of Philco-Ford General Microelectronics, earlier with Fairchildthen with Cartesian Corp., an affiliate of Electromask, Inc. Daniel R. Borror, vp-formerly of GME, before that Fairchild, then on to Cartesian Corp.

## Capitalization:

investment banking
Sales:
several hundred thousand-June 1970; \$2 million-June 1971

## Employees:

12; 35-50 projected within a year

5. Cermetek, Inc., will concentrate its products on high speed, high voltage hybrid devices with high reliability, a field in which designerfounder is said to have no competItors. For instance, the firm now has a high-speed clock driver for MOS circuits that is sald to be unique. The company expects to keep a lead in mass production of hybrid MOS devices (nearest competitors are Signetics and National Semiconductor) through a licensing arrangement whereby Components, Inc. (located in Maine and in Phoenix) will produce Cermetek designs, a mode of operation that Fairchild and other firms practiced in the past.

## Founders:

Samuel A. Schwartz, presidentformerly design consultant to Fairchild, ITT, and others-also research scientist with Lockheed Missiles and Space
James Charnes, executive vpformerly with components division of Sprague Electric, before that with Burroughs Corp.
Dr. Bernard Jacobs-formerly of General Instruments, now resigned from Cermetek

## Capitalization:

privately held, and through investment firms; probably go public in year or two

## Sales:

\$4 million by October 1970

## Employees:

$55 ; 200$ projected by end of second year

6. Computer Microtechnology, Inc. will aim at the area that is clearly going to be the biggest future market and that is also going to be most competitive-computer memory devices. In a big and growing market, president F. J. Megan argues that there will be no single source and that all companies will get their share. Those who have a good grasp of the memory technology and who are (as the currently popular phrase describes them) "people sensitive," belleve that it
"will be hard not to be a success" despite the competition.

## Founders:

Francis J. Megan, presidentformerly of ITT, Florida John Schroeder, vp process devel-opment-formerly of Fairchild John Schmidt, vp engineeringformerly of Fairchild Charles Ellenberger, vp manage-ment-formerly of Fairchild

## Capitalization:

personal from founders, some seed money from other personal investors and investment sources

## Employees:

$35 ; 100$ within a year

7. Intel, Inc., started by Noyce and Moore from Fairchild, will push hard with LSI varieties of advanced memories. These men expect that by concentrating on memories, these products will get cheaper and better, and that Intel will keep a lead on the giants like Fairchild, Motorola, and TI, whose efforts are more dispersed. Although Intel is expected to grow fast, it is significant that Noyce was partly motivated to leave Fairchild because he prefers keeping closer touch with the laboratory research, which is easier in a small company atmosphere. He sees the small company as allowing more "human involvement," as well as providing the chance to make big money. Noyce and Moore both indicate they were getting stale in their old jobs, and uncomfortable as the situation at Fairchild changed, so that they felt a loss of loyalty from both above and below. Now, with Intel, these men can explore a major new market opportunity with the decision-making power in their own hands.

## Founders:

Dr. Robert Noyce, president-
formerly of Fairchild
Dr. Gordon Moore, vp-formerly of Fairchild

## Capitalization:

personal investment, principally by founders but otherwise from a few other people in the firm and other private sources
Sales:
\$25 million projected within 5 years Employees:
125 by September 1969

8. Monsanto Co., headquartered in St. Louis, which has a background in developing materials used in photo emitting devices, is now setting up an off-shoot called Electronic Special Products. The company will concentrate its product line on photo emitting or photo-optic electronic devices. Not only is this product new but so are its applications. However, the market projection is $\$ 300$ to $\$ 500$ million/year within ten years, and Monsanto is a strong bidder for a healthy share. Like other established companies who have come to the San Francisco Bay area, Monsanto has the same reason -this is where all the high technology people, where new developments are assimilated virtually by osmosis at cocktail parties and the like. George M. MacLeod, general manager of the new operation, as a big company representative must struggle with a conservative Eastern management to supply the motivation other small new companies can offer top professionals (i.e., stock options). But he has an alternative in his deck: He is setting up each area of research in light emitting devices as a miniature business setup, with its own R\&D, its own marketing, and so on.

## Founders:

New division of Monsanto, George
M. MacLeod is general manager

Capitalization:
parent company
Employees:
25 including 15 professionals

9. Nortec Electronics, Inc., whose president Robert H. Norman was one of the founders of General Micro-Electronics in 1963, and who was with Fairchild before that, will specialize as fabricators in MOS and LSI production. Rather than compete with Fairchild, Signetics, Amelco, and others, the company will use its customers own designs rather than generating its own proprietary circuits. With the mask provided by the customer's engineers, Nortec will make the wafer,
dice, or package. In practice, this differs from Fairchild custom work, for example, in that Fairchild works out the complete configuration and then fabricates it. The customer must reveal proprietary information about his end product and then pays a markup on engineering time as well. With the ever widening use of semiconductor circuits, there has been an increasing need for semiconductor fabricators who will work to a customer's mask, and there are, as well, an increasing number of companies that have staff engineers who can design circuits for MOS or LSI production. (Hewlett Packard, incidentally, started its internal semiconductor operation to protect its proprietary information. At first it sold most of its production within the company, but has progressively increased external sales, and now is one of the top five semiconductor producers in the San Francisco area.)
Founders:
Robert H. Norman, presidentformerly of Fairchild, founder of GME, left there for Nortec after GME purchased by Philco
Thomas L. Turnbull, vp financingformerly of Applied Technology Edgar R. Parker, vp operationsformerly of GME, stayed on after Philco purchase but went to Fairchild when GME moved east Capitalization:
individual investments, including founders
Employees:
15; 30 by end of year

10. Precision Monolithic, Inc., aims at moving fast with an initial big financial investment in order to "get to the top of the heap." Its product line, to start, consists of unusually precise analog integrated circuits for special processors and for peripheral computer equipments and special circuits for digital-to-analog converters. The founders reason that by putting together an electric capability by recruiting people from instrument, aerospace, and circuit design firms, and by bringing in peo ple with good judgment who have not been "isolated in top management," they will help create a healthy company, where the research teams will be small and where each individual will see the results of his contributions. One feature of Precision's backing is that Bourns, Inc., an electronics components company in Riverside, Cali-
fornia, has put up $40 \%$ of the initial investment with the option to acquire controlling interest of the firm by mid 1974.

## Founders:

Marvin Rudin, president-formerly of Fairchild
Dr. Garth H. Wilson, vp-formerly of Fairchild

## Capitalization:

40\% by Bourns, Inc., an electronics components company from Riverside, Cal. $-60 \%$ private, mostly from within company

## Sales:

\$10 million projected in five years
Employees:
$11 ; 100$ by early 1970

11. Qualidyne Corp., whose present president, H. Ward Gebhardt, was previously a founder of Intersil (in 1967), takes a tack contrary to all the other new startups. Its founders believe that it is not necessary to start out with a unique position, either technically in its products or in its potential markets. New items, they point out, are not company money-makers. For instance, Intersil, which never bothered becoming a technological leader, nonetheless goes on earning money. So, Qualidyne says, it will reverse the usual procedure in becoming a leader-it will do its technological development after it is established. This it will do by producing custom and standard sense amplifier integrated circuits for computer core memories. Most of the firm's business thus far is as a
"second source" producer for devices pioneered by other companies. For the future, the company feels it has up its sleeve the capability of marrying micro-resistor thin-film techniques with linear integrated circuits, which so far no one else has been able to do successfully.

## Founders:

H. Ward Gebhardt, presidentformerly of Fairchild and among founders of Intersil
Dave Hilbiber, former president, now left-formerly of HPA and Fairchild William Lehrer, manager thin filmformerly of Fairchild
Eugene Blome, manager photo
masks-formerly of Fairchild

## Capitalization:

venture capital and investment of founders
Employees:
35

12. Communications Transistor Corp., the newest of the new dozen, formed as of Friday, October 17th, also has three founders who have been at Fairchild, although its president, Thomas E. Ciochetti, was most recently with National Semiconductor. The new company will be located in plant space at Varian Associate's Eimac Division and will be a Varian affiliate. It will produce high frequency transistors in the UHF, VHF, and microwave range, approximately the same range served by conventional Eimac klystron tubes. Thus, it seems clear that CTC is planted cheek to jowl with its first "natural" market. Varian holds equity in the firm, and some Varian officers will sit on the CTC board. However, the officers of both companies insist that CTC will preserve its own distinct identity. Founders:
Thomas E. Ciochetti, presidentformerly of National Semiconductor and Fairchild
Robert Reber, vp-formerly of Fairchild
Thomas Moutoux, vp engineeringformerly of Fairchild
Capitalization:
affiliate of Varian


Partial family tree of West Coast semiconductor firms showing (in green) the dozen new companies launched in the last year and a half. Brief descriptions of these new companies appear on later pages with a map showing their general location in the San Francisco Bay area. The main line of the Bay area semiconductor industry (in blue) runs down from Bell Labs through Shockley and Fairchild. Although this family tree shows some of the founders of the new dozen coming from companies other than Fairchild, most of them had worked at Fairchild earlier in their careers.


That's the quick rundown on the rough technological positions and philosophies of the new dozen. What are their chances for success?

Knowledgeable insiders in the semiconductor industry say that Intel (7) will "absolutely" make it, for not only are Noyce and Moore technical geniuses, but they have their already spectacular track records at operating a company. Cartesian (4) has a smart formula, but there is some doubt about how large it can grow. Monsanto (8) seems a good bet on the basis of its unusual technology. Avantek (3) may become leaders in a specialized area and financially lucrative, but not likely to become giants. Advanced Memory Systems (1), Cermetek (5), Computer Microtechnology (6) are all given a "reasonable chance" on the basis that they have the ingredients for success. Precision Monolithic (10) is thought to have smart enough leadership, though the firm may not be specialized enough. Nortec (9) and Qualidyne (11) are looked at dubiously mostly because they lack high-technology capability, and it is pointed out that Qualidyne's "reverse" formula has not previously succeeded in the semiconductor industry. Most uncertainty seems to register on Advanced Micro-Devices (2).

That is, of course, only one set of starting odds on the new dozen, and they leave out certain interesting possibilities. For instance, the general feeling in the semiconductor community in the West is that the market is so bullish for the evolving MOS technology, the diversification of products in light of ever-widening applications creating room for all, and the semiconductor memory business so staggering in its potential, that it will be hard for anyone with any competence to lose. Even if all these firms are not around five years from now, the founders, it is said, will
have made money by selling out to others. Certainly, the new firms with big parent backing (who hold options to buy controlling interest later) fuel this image. The Westerners think of Raytheon's acquisition of Rheem and Philco-Ford's acquisition of General Micro-Electronics.

So, it is said, no one will lose, for all these people are competent. As one founder said, "We all know each other, and we all respect each other's capabilities." But only a few, it is assumed, will really make it big. And no matter what they all say about their mo-tives-the challenge of going after new markets, the ego satisfaction in being top dog, the excitement of risk-taking where the potential for reward is good, the pleasures of a small company-there is little doubt that the prime motive for most is the potential financial reward.

However, the situation is also read more darkly by some observers. They feel that some of these new companies are being deliberately set up for luring in public money, and that the founders will sell out, enriching themselves and leaving others to hold the bag. Said one long-time industry observer, "Most of these companies are parasites, the modern day equivalent of gold-mining stocks." Little companies, he says, do have a real economic function in developing markets for a radically new technology like holography. But when a technology is mature, he concludes, as it is with semiconductors, there is a real question as to whether the little company is performing a socially useful function.

Why the semiconductor industry should have grown so strongly on the San Francisco peninsula has been partially answered and has been partially self-evident.

## The

obvious reasons that everyone cites, once Fairchild's germinal role is acknowledged, is that besides being a pool of major talent, it is the best region for recruiting lower levels of personnel such as senior technicians, laboratory workers, assembly workers (mostly girls), and so on, who would be expensive to move across the country the way engineers are. The availability of support people with 5 to 10 years' experience in such work as machine tooling for dies, saves new companies lots of training time. Moreover, it is easier to lure such workers to change jobs because they know they can always get another job in the same locale if the new company fails.

On top of this is the availability of materials and equip-ment-vendors of vacuum equipment, silicon and industrial gas (clean nitrogen, for instance, is hard to get in regions where winters are snowy). Because the vendors are familiar with the problems of the semiconductor customers, they are able to offer better services.

Also, Richard Lee, president of Siliconix, notes the influence of the University of California, Berkeley, and Stanford. Between the two, they are probably doing the leading solid-state work in the U. S., Berkeley being strongest in solidstate applications while Stanford is strongest in original development.

## On that point,

 Robert Noyce points out that it was after the original success of Fairchild that the two schools became important supporters of the technology. If the Shockley-Fairchild ventures had not brought an influx of people interested in the field, Noyce believes the two schools may not have become the solid-state leaders they now are.
## Not so ob-

vious is the existence of a strong financial community that has confidence in the semiconductor industry. Because of the existence of past winners, there has been bred a sense of confidence among investors as well as among professional employees.

Still less obvious to the outsider is the atmosphere of mutual help that pervades the peninsula and that is beneficial to the new company. One new company founder (James Charnles of Cermetek) said, "If I need something, I know I can walk
over to Fairchild and get help." Unless one is directly competitive with another firm, one can get aid even from a relatively competitive firm.

Everyone in fact speaks of the enormous camaraderie in the region. Despite their being competitive on a business basis, and their business willingness "to wipe someone out," the high-technology people mix frequently socially, exchange ideas, and have a genuine high regard for each other. Most of the top management people from different companies are social friends. Said one, "It is not like GE and Westinghouse top management who are not likely to become close personal friends."

One
fact certainly stands out. Most of the people are ex-Fairchilders, but not even those who were forced to leave Fairchild recently seem to have anything nasty to say about Fairchild or Lester Hogan.

Hogan himself has been struck by this since his arrival, and he was unprepared for it. He sees a number of reasons behind it. For one thing, over the years of working together, many friendships have developed. When you see people, even rivals, in relaxed social conditions, Hogan says, you learn to like their human qualities. You learn to assess their strengths and weaknesses, and you know in what areas they will likely succeed and likely fail.

Another factor is the geographical closeness, with many industry people living and working nearby, so that encounters are frequent. It's hard to build up images of "the enemy," Hogan remarks, when you see someone often. In contrast, when you are isolated, as you would be in Phoenix or Dallas, for example, without frequent contact with your competitors, it is much easier to build false images.

There is, too, a family feeling among semiconductor people, and Fairchild is the father. That's why. Hogan says, they don't speak harshly of Fairchild-it would be like attacking their father. This is confirmed even by some new-firm founders who were
displaced by Hogan. If they were to continue working for a salary, they say, they would prefer working at Fairchild rather than any other firm because the parent company, with its big resources, allows an individual more flexibility in research and a chance to be creative.

Why then don't they go back to Fairchild when the new venture sours, say, through personality conflicts? Says one man who has started more than one firm: "A certain momentum builds up. When you have started one successful firm, it is difficult to go looking for a job. There is a tendency to regroup with other people and start yet another firm." Pride is certainly an ingredient-a man with enough ego to launch his own company is not going to find it easy to admit failure. Another reason, of course, is that even stock options in another company are not as attractive when you get a taste of the potential financial rewards by starting your own.

One must also look at the other side of the picture: Why didn't new industries spring up around Motorola and Texas Instruments? One reason given is that Phoenix and Dallas are not nearly as attractive places to live, the climate is too hot, and so on.

A case in point is Siliconix, Inc., whose principal founders, all from TI, chose to emigrate to the Bay area rather than stay in Dallas, both because they personally preferred it and because they knew it would be easier to get the high technology people they wanted to move from the East or Midwest rather than the reverse. Whether climate and the metropolitan attractions of San Francisco were the prime movers or not, the fact remains that Motorola and TI never could attract the number of high calibre, high technology people that Fairchild did. In the semiconductor community, those companies were considered too mundane and were unable to attract many "genius personalities." But Fairchild started off with so many of the bright, creative types who had the urge to do it on their own that they started a chain reaction that now reaches down even to mediocre people. "If so-and-so can do it, so can I," is virtually a slogan of the Bay area companies. The aura of Fairchild accomplishment hangs on.

But there are gnats in semiconductor paradise too. Some professionals are sometimes reluctant to move West because the Bay area has a high cost of living, is smoggier and more crowded than other regions, and has a reputation for more hippies, more drugs, more unrest among the young. They do not wish to expose their children to "immoral" California. But this reluctance is exhibited virtually always from Midwesterners, not from those on the East Coast.

A persuasive aura of well-being comes through all the descriptions of the Californians. It is almost enough to make an Easterner bolt for the semiconductor paradise, especially as winter dulls the skyline of New York and the icy slush impedes progress along the sidewalks. But then, New York is the publishing capital of the U.S. gathered tightly on the small island of Manhattan. Everyone knows everyone, and even competitors meet often socially. There are publishing spinoffs, and new magazines like Innovation are started. There is an esprit de corps and ... well... a common sense of superiority. The real "professionals" in any field, one supposes, are the ones who enjoy doing what they are doing.

And what they are all doing together is an open-ended proposition. An evolutionary (or perhaps revolutionary) process has been set in motion, in which all groups in society seek participation, and the outcome of which is yet to be crystallized. For the short run, it is certainly not stability. $\Rightarrow$

This article is reprinted from Innovation, the journal of The Innovation Group. It is published for the Group by Technology Communication, Inc. Purpose of The Innovation Group is to advance the art of managing technology. It has been organized by Technology Communication, Inc., to include men who manage the work of scientists and engineers, executives of public and private organizations in which technology plays an important part, and other people who are concerned that changes in technology be skillfully managed. Activities of the Group include: publication of its journal, Innovation; development and distribution of books, reports, films, and tapes on topics important to technical managers; conduct of workshops and seminars; arrangement of direct contacts among members of the Group.

Annual dues for charter members of The Innovation Group are $\$ 75$ per year.

Address applications for membership or requests for information to The Executive Director, The Innovation Group, 265


Many of the needs for lightweight and compact packaging that cannot be met with monolithic integrated circuitry are now possible with hybrids. Hybrids fill the needs for microminiature devices that are presently beyond the range of monolithic technology. Design functions such as flexibility in component use; tight electrical tolerances; high voltage requirements; and power dissipation that are difficult in monolithic design, are now easily obtainable in hybrid devices. $\square$ The following pages discuss how we can help solve problems you encounter with lightweight and compact packaging with a broad range of hybrid products now available in mass production. If your application does not appear to be available in a standard hybrid, the Design Guide section of this brochure explains how to quickly determine if your circuitry is feasible in a custom device.

## Selecting the Right Manufacturer

If you are in the market for any type of hybrid product, the following are most likely your primary considerations in selecting a manufacturer:
Capability Is the manufacturer capable of delivering what you need, when you need it, in the quantities that you specify?
Reliability or Quality Can you rely on the fact that each hybrid shipped to you measures up to your electrical and mechanical requirements?
Economy Quality doesn't necessarily mean high cost. Does the manufacturer have facilities to produce the hybrid you need as efficiently as possible?


## How We Can Help You

Here are a few reasons why Fairchild is particularly qualified to de liver the hybrid devices you need, when you need them, at a competi tive price:
$\square$ Fairchild specializes in manufacturing semiconductor products. Since we manufacture all of the active components used in hybrids, we can more readily meet hybrid delivery schedules, and you can be sure that the hybrid circuit designed for you employs the most sophisticated products and design techniques.
$\square$ We have a broad selection of assembly and testing facilities designed specifically for high volume hybrid production.

We have one of the largest hybrid manufacturing facilities in the world, with an equally large testing capacity.

## Standard and Custom Products

Fairchild offers a broad selection of standard hybrid devices such as a high current, high frequency driver; high impedance, wideband DC amplifier; analog switch; etc, (the complete line of standard products is explained in detail in another section of this brochure, others will be announced as they are released)
Possibly you have a variation of one of these devices, or you don't see the function you need. If this is the case, our custom products engineers can help analyze your requirements. In semiconductor devices such as hybrids, quality must be built in it cannot be tested in. To show how we build in quality, a brief tour of our plant has been prepared for you in the following pages.


## HOW HYBRIDS ARE MANUFACTURED

## Dice Testing and Inspection

The most important building block of hybrids, the die, or chip, is first tested while still a part of the silicon wafer. A programmed tester automatically tests, and classifies each die. thus assuring required electrical tolerances, Each month, Fairchild's hybrid section tests over three million dice, and stores more than ten mitlion in a nitrogen atmosphere ready for use on the assembly line.


Because Fairchild manufactures its own wafers, we can afford to select the most suitable dice for each product.
After testing, the wafer is scribed and broken into several hundred dice. The dice are sorted, cleaned, and visually inspected with a high power microscope by trained personnel.

## Personnel Training

Personnel efficiency is an important feature of Fairchild hybrid production. Assembly line operators participate in a training program that explains the significance of specific production line duties in relation to the overall function of hybrid production.
Under the direction of a training specialist, each operator trains for a specific duty such as inspecting dice for defects in masking, etching, scribing, or a phase of assembly, such as die attach or lead bonding.
Our Quality Assurance group requires that each operator performs her duties at $100 \%$ accuracy before joining the production line.


## Substrate Preparation

Electrical connections with proper resistances are provided between each die in a hybrid with either a thick film or thin film conductor, printed directly on the substrate (a dielectric material to which the die is attached).


The amount of electrical resistance is determined by the cross section of the film connection. The thick film is fired onto the substrate with a resistance tolerance of $20 \%$. Existing techniques permit testing and trimming to $\pm 1 \%$ tolerance.
It is economically and technically sig. nificant to you, the hybrid buyer, that your manufacturer has the facilities for both thick and thin film substrate preparation. Most manufacturers handle only thick film which is less expensive to mass produce, but in some applications it is also less ac. curate.

In addition to handling both processes, Fairchild is one of the few manufacturers capable of combining both thick and thin film technologies in one package. This combination of production techniques allows the most reliable and economical method of hybrid assembly.
The Design Guide provides a summary of design possibilities with our thick and thin film applications.

## Die Attach and Lead Bonding

After the thick or thin film interconnection pattern is prepared on the substrate, the dice are attached, and the leads bonded with the gold ball technique. In addition to gold ball bonding, we have an aluminum ultrasonic bonding capability primarily for radiation environments.


When the lead bonding functions are completed, the bonds are closely screened to ensure good workmanship. The package is then given a vacuum tight seal.

## Testing

After the hybrid is sealed, it is subjected to a series of environmental and electrical tests before shipment to the customer. The nature and extent of these tests depend on customer specifications. Here are a few examples of environmental and electrical tests, all of which conform to military standards:

## Environmental Tests

Gross and fine leak tests assure a vacuum tight seal. For gross leak testing the device is emersed in a clear, hot oil and inspected for escaping bubbles caused by gas expansion within the package. Fairchild's RADIFLO method checks for fine leaks up to a $10^{-8}$ torr.


Other available high reliability environmental tests assure electrical stability of the device after undergoing shock: vibration fatigue; variable frequency vibration; and centrifuge.

## Electrical Tests

Most electrical testing is performed on the Fairchild Series 500 tester; or the fully automatic Series 4000 M with special test adaptors.
The Series 500 tester performs small signal tests on transistors, diodes, and zener diodes. Capabilities include GO/NO-GO decisions, single or dual limit testing, programming and data logging, as well as high power and high sensitivity measurements.

The Series 4000M tester, with data logging capability, tests all major DC parameters; and a sample plan covers switching time tests providing up to 100 tests per second. Programming the 4000 M tester with an "adding machine" type keyboard permits rapid programming flexibility usually found only in discrete device testers. Multiplexing a number of separate test stations and testing programs permits high volume production testing on a wide variety of devices. This combination of speed and flexibitity makes Fairchild's hybrid testing operation unique in the industry.


The burn-in process, available as an option, is a combination of environmental and electrical testing which subjects the device to various thermal environments while it functions electrically for a specified length of time.
Fairchild's hybrid testing department is equipped to provide these and many other optional testing requirements.
When all enviroimental and electrical tests are completed, the device is given a $100 \%$ visual inspection; is classified, marked, and prepared for shipment.

## Quality Assurance Programs

From testing and selection of individual die until your manufactured hybrid devices are packed and ready to ship, the Quality Assurance Department ensures that the detailed requirements of your specifications are complied with.
Operating independently of production, QA establishes a system of tests and inspections that are an integral part of the production program.


The following diagram summarizes the manufacturing process you've just reviewed and shows how QA tests and inspections are involved at every critical phase of manufacturing, assuring that reliability is built in to each device:




## DTuL High Power Driver

LOGIC FLEXIBILITY $\qquad$ HIGH CURRENT GAPABILITY HIGH VOLTAGE CAPABILITY LATCHABLE 4 INPUT NAND WITH INHIBIT (NOR) INPUT UP TO 150 mA 40 VOLTS LV ${ }_{\text {CFO }}$

## INPUTS CCSL COMPATIBLE

$-55^{\circ} \mathrm{C}$ TO $+125^{\circ} \mathrm{C}$ TEMPERATURE RANGE

## APPLICATION

Core, Cable and Lamp Driver
ABSOLUTE MAXIMUM RATINGS ( $25^{\circ} \mathrm{C}$ Free Air Temperature unless otherwise noted)
Voltage Applied to Pin 10 (continuous)
Input Reverse Current

$$
+8.0 \text { Volts }
$$

1.0 mA

Voltage Applied to Pin 8
(continuous) +40 Volts
Voltage Applied to Pin 10
(pulsed $\leq 1$ second
Storage Temperature
+12 Volts
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Power Dissipation
(Derate Linearly to $+175^{\circ} \mathrm{C}$ ) 800 mW

## STANDARD PACKAGES

TO-100
10 Lead Flat Pack
Logic Diagram


## DTuL High Power Driver

LOGIC FLEXIBILITY
LATCHABLE 4 INPUT NAND WITH INHIBIT (NOR) INPUT
HIGH CURRENT CAPABILITY, UP TO 150 mA
HIGH VOLTAGE CAPABILITY . . . 40 VOLTS LV LEF
INPUTS CCSL COMPATIBLE

## APPLICATION

Core, Cable and Lamp Driver
ABSOLUTE MAXIMUM RATINGS ( $25^{\circ} \mathrm{C}$ Free Air Temperature unless otherwise noted)
Voltage Applied to Pin 10
(continuous)
Input Reverse Current
Voltage Applied to Pin 8
(continuous)
Voltage Applied to Pin 10 (pulsed $\leq 1$ second)
Storage Temperature
Operating Temperature
Power Dissipation
(Derate Linearly to $+175^{\circ} \mathrm{C}$ ) $\quad 800 \mathrm{~mW}$

## STANDARD PACKAGE

10 Lead Plastic DIP

Logic Diagram


## Byte Parity Generator or Checker

35 ns TYPICAL INPUT TO ODD PARITY DELLAY
ALL INPUT DIODE CLAMPING
CCSL INTERFACING
HERMETIC PACKAGE
MULTIPLE MSI HYBRID

## APPLICATIONS

Airborne Computers
Desk Top Calculators
High Speed Data Processing Equipment
ABSOLUTE MAXIMUM RATINGS ( $25^{\circ} \mathrm{C}$ Free Air Temperature unless otherwise noted)

Storage Temperature
Temperature (Ambient) Under Bias
$V_{\text {CC }}$ Pin Potential to Ground Pin Voltage applied to Outputs for High Output States Input Voltage
STANDARD PACKAGE
$3 / 8^{4} \times 3 / a^{4 \prime} 14$ Lead Flat Pack

Logic Diagram


## SPDT Analog Switch

SH3002
INPUTS COSL COMPATIBLE
LOW FEED THROUGH SPIKES ON THE OUTPUT
TYPICAL $t_{\text {tr }}-120 \mathrm{~ns}$

## APPLICATIONS

Scanning
Multiplexing
Series Shunt Choppers
A/D Conversion Single Pole Double Throw Relays
ABSOLUTE MAXIMUM RATINGS ( $25^{\circ} \mathrm{C}$ Free Air Temperature unless otherwise noted)
Maximum Temperatures
Storage Temperature

$$
\begin{aligned}
& -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
$$

Operating Temperature
Maximum Power Dissipation
st $25^{\circ} \mathrm{C}$ Case
500 mW
at $25^{\circ} \mathrm{C}$ Ambient
350 mW
Maximum Voltages and Current
$\mathrm{V}_{\text {( }}$ (Pins 1, 2, $8 \& 9$ )
$\pm 10 \mathrm{~V}$
$V_{\text {on }}($ Pins 3 \& 7 )
$\pm 10 \mathrm{~V}$
$\mathrm{V}=($ Pin 10$) \quad+11 \mathrm{~V}$
$V$ (Pin 6) -22 V

1. I
$V_{\text {ivita }}$ (Pin 4)
STANDARD PACKAGE
TO. 100

Schematic Diagram


## PNP Quad Core Drivers

SH6400, SH6401, SH6402

```
HIGH VOLTAGE . . . . . . . UP TO 50 VOLT LV CEO
HIGH CURRENT . ......UP TO 1.0 AMP
FAST SWITCHING . . . . . . 25 ns (TYP) tom
65 ns (TYP) torr
COMPACT PACKAGING . . 4 TRANSISTORS PER PACKAGE
\begin{tabular}{lcc} 
ABSOLUTE MAXIMUM RATINGS & Flat Pack \& & \\
Maximum Temperature & Ceramic DIP & Plastic DIP \\
Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+200^{\circ} \mathrm{C}\) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Operating Junction Temperature & \(+200^{\circ} \mathrm{C}\) & \(+150^{\circ} \mathrm{C}\) \\
Lead Temperature (Soldering, 60 second & \(+300^{\circ} \mathrm{C}\) & \(+300^{\circ} \mathrm{C}\)
\end{tabular}
    ead Temperature (Soldering, 60 second
```

        time limit)
    | Maximum Power Dissipation | Flat Pack | Ceramic DIP | Plastic DIP |
| :--- | :--- | :---: | :---: |
| $25^{\circ} \mathrm{C}$ Case Temperature | 1.2 Watts | 1.5 Watts | 1.5 Watts |
| $25^{\circ} \mathrm{C}$ Ambient Temperature | 0.5 Watt | 0.8 Watt | 0.6 Watt |

STANDARD PACKAGES
14 Lead Flat Pack
14 tead Plastic DiP
14 Lead Ceramic DIP

Logic Diagram


## NPN Quad Core Drivers <br> SH6500, SH6501, SH6502

```
HIGH VOLTAGE . . . . . . . UP TO 50 VOLT LV CEO
HIGH CURRENT . . . . . UP TO & AMP
FAST SWITCHING . . . . . . 25 ns (TYP) t ten
    45 ns (TYP) tm
COMPACT PACKAGING . . . 4 TRANSISTORS PER PACKAGE
```

ABSOLUTE MAXIMUM RATINGS ( $25^{\circ} \mathrm{C}$ Free Air Temperature, unless otherwise noted.)

Maximum Temperatures
Storage Temperature
Operating Junction Temperature
Lead Temperature (Soldering, 60 second time limit)
Maximum Power Dissipation
Total Dissipation at $25^{\circ} \mathrm{C}$ Case Temperature at $25^{\circ} \mathrm{C}$ Ambient Temperature

## STANDARD PACKAGES

14 Lead Flat Pack
14 Lead Plastic DIP
14 Lead Ceramic DIP
Logic Diagram

$$
\begin{array}{cc}
\text { Flat Pack } & \\
\text { Ceramic DIP } & \text { Plastic DIP } \\
-65^{\circ} \mathrm{C} \text { to }+200^{\circ} \mathrm{C} & -65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
+200^{\circ} \mathrm{C} & +150^{\circ} \mathrm{C} \\
+300^{\circ} \mathrm{C} & +300^{\circ} \mathrm{C}
\end{array}
$$

| Flat Pack | Ceramic DIP | Plastic DIP |
| :--- | :---: | :---: |
| 1.2 Watts | 1.5 Watts | 1.5 Watts |
| 0.5 Watt | 0.8 Watt | 0.6 Watt |



## 4-Bit Arithmetic Unit

4-BIT RIPPLE CARRY ADDITION PLUS 4 BIT HOLDING REGISTER WITH TRUE AND COMPLEMENT OUTPUTS
CCSL COMPATIBLE
32 ns CARRY PROPAGATION TIME (TYP)
1 VOLT NOISE MARGIN
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
HERMETIC PACKAGE

## APPLICATIONS

Airborne Computers
Desk Top Calculators
High Speed Data Processing Equipment
High Speed Ground Support Equipment
ABSOLUTE MAXIMUM RATINGS $\left(25^{\circ} \mathrm{C}\right.$ Free Air Temperature unless otherwise noted)
$V_{C C}($ pin 32$)$ to ground (pin 16) Inputs
Voltage applied to outputs
Current into low output Storage Temperature
Operating Temperature -0.5 to 8.0 V
-0.5 to 6.5 V
-0.5 to $V_{C C}$

$$
50 \mathrm{~mA}
$$

$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}^{\circ}$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## STANDARD PACKAGE

32 Lead Flat Pack

Logic Diagram


[^0]
## Custom Products

In the event that one of our standard hybrid devices doesn't fill your requirement, our custom products engineers can design the device you need, and have a prototype assembled on our Quick Reaction Line.


The QRL, a miniature version of our standard production line, is used to rapidly produce limited quantities of new hybrids. Following your request, you quickly receive a prototype of your design for evaluation.
The Fairchild engineers designing your custom device operate within the hybrid manufacturing plant. where they monitor the development of your product from the drawing board to delivery.
Custom hybrid devices at Fairchild typically fall into one of four categories:
$\square$ Interface circuits-typically combining one or more monolithic IC chips with high performance bipolar or MOS switching transistors.
$\square$ Linear devices - linear IC chips with associated passive components. In many cases, these also contain discrete transistor chips to improve on input or output characteristics.
$\square$ Multiple transistors in a compact package.
$\square$ Multiple digital IC chips.


A prototype of your custom device is promptly built and tested on our Quick Reaction Line.

## DESIGN GUIDE

This guide permits you to determine if your project is feasible with hybrid design. By doing the following preliminary work you can .

$\square$
Immediately determine if your circuit design is compatible with present hybrid packaging techniques.See if required close relationships between components in your circuit are compatible with hybrid design. $\square$ Be prepared to efficiently discuss your circuit needs with a Fairchild engineer. This means a quick response to all of your questions.

## Design Rules

1 The substrate (bottom of the die) of a transistor, diode, and capacitor die is connected directly to the package substrate (metallized pad). The metallized pad therefore acts as an electrical connection. You must perform a lead bond to the metallized pad if you wish to interconnect the die with another point in the circuit.


2 The thin film resistor chips are electrically isolated from the metal. lized pad. This permits multiple mounting on a single metallized pad.

## Layout Procedure

1 List all components of your circuit. 2 Use the reference table to list the approximate die size of each component.
3 Sum up the total space your dice will occupy. For most designs the total die area should be less than 20\% of the space available to allow for interconnections. In some instances a total die area above $20 \%$ and as much as $50 \%$ of the space can be accommodated by special interconnecting techniques.
4 Compare your circuit's total power dissipation with the package dissipation listed on the reference table. Special heat sinking arrangements external to the package can handle power dissipation exceeding listed package limits.
5 Compare your number of circuit terminations to the available number of pins.


## Package Layout Rules

1 In order to allow enough room for attaching a die to a pad, a minimum $5 \cdot \mathrm{mil}$ space between adjacent dice are required.
2 It is preferable to leave a 10 -mil space between adjacent dice on the metallized pad when it is necessary to bond a wire to the pad.
3 Crossing interconnecting leads over other leads is undesirable. Although the possibility of shorting is small, cross-overs are not consistent with good manufacturing processes.


Design Reference Table

| COMPONENT | CHARACTERISTICS | DIE SIZE (in mils) |
| :--- | :--- | :--- |


| Transistors (Typical 2 N types.) <br> NPN <br> 2N3725 | High voltage, high current <br> switch | $30 \times 30$ |
| :--- | :--- | :---: |
| 2N2222 | High speed switch <br> Low level, low noise type | $25 \times 25$ |
| 2N2484 | Low | $17.5 \times 17.5$ |


| PNP |  |  |
| :---: | :---: | :---: |
| 2 N2907 | High speed switch and <br> core driver | $20 \times 20$ |
| 2 N3251 | High speed switch and <br> RF amplifier <br> Low level, low noise | $10 \times 15$ |
| 2 N3962 |  | $15 \times 30$ |

LIC Circuits
(Linear Integrated
Circuits)
700 Series $60 \times 60$

RTL Circuits
(Resistor - Transistor
Micrologic*) 900 Series
$40 \times 40$
DTL Circuits
(Diode - Transistor
Micrologic*)
930 Series
CCSL compatible
$40 \times 40$
TTL
Transistor - Transistor
Micrologic")
CCSL compatible
$50 \times 50$
MSI
(Medium Scale
Integration)
CCSL compatible
$80 \times 80$
LSI
(Large Scale
Integration)
CCSL compatible
$140 \times 140$

> MOS Circuits (Metal Oxide Silicon)

- Sizes vary for individual members of each family. Contact a Fairchild representative for die sizes of specific devices.


## Hybrid Component Capability

Generally speaking, every semiconductor device manufactured by Fairchild may be used in hybrid design. In addition however, passive components and packaging also play important roles in overall hybrid capability. The following is more specific information on Fairchild's current status in these areas.

## Summary of Component Capability

## THICK FILM



Packaging

| PACKAGE | NUMBER <br> OF LEADS | INSERT SIZE | POWER DISSIPATION <br> oje <br> eja |
| :--- | :---: | :---: | :---: | :---: |
| (in free air) |  |  |  |

Note the following two considerations concerning POWER DISSIPATION:

1. Ojc (Dissipation-junction to case) can yary at 2. Jja (Dissipation-junction to ambient) can be least $50 \%$ depending on the type of dice used and dice arrangement in the circuit. substantially reduced through proper heat sink ing. For example: ija in our $1^{\prime \prime} \times 1^{\prime \prime}$ or $.8^{\prime \prime} \times 1^{\prime \prime}$ packages can be reduced from $60^{\circ} \mathrm{C} /$ watt to about $20^{\circ} \mathrm{C}$ /watt.


TO-100


T0-101


14 Lead $1 / 4^{\prime \prime} \times 1 / 4^{\prime \prime}$ Flat Pack

14 Lead $3 / 8^{\prime \prime} \times 3 / 8^{\prime \prime}$ Flat Pack
20 Lead $5 / 8^{\prime \prime} \times 5 / 8^{\prime \prime}$ Flat Pack


30 Lead 1" x 1" Flat Pack


14 Lead Hermetic DIP
16 Lead Hermetic DIP


10 Lead Plastic DIP


14 Lead Plastic DIP


Quittudley 650-327.EZ4224

FAIRCHILD
$50-10-0006-89 / 10 \mathrm{M} /$ Printed in U.S.A.


food

exhibits

balloons


clowns

...and the result of
haural worls
by quite a few HHSHHEI
herves


Applications of the uAフ42 TRIGAC A Zero Crossing AC Trigger


## CONTENTS

I. Foreword - Use of the Handbook p. 2
II. Introduction ..... p. 4
III. TRIGAC Internal Circuit Description ..... p. 8
IV. Applications
A. 1Ф AC Circuits (App. 1-4)
Application $1 \quad 1 \Phi, 110$ VAC Single Threshold Control ..... p. 10
Application $21 \Phi, 110$ VAC Dual Threshold Control ..... p. 10
Application $3 \quad 1 \Phi, 110$ VAC Dual Threshold Control with Time Proportioning ..... p. 11
Application $4 \quad 1 \Phi, 110$ VAC with Transformer Isolation ..... p. 13
B. Accessory Circuits (App. 5-11)
Application 5 Output Pulse Amplifier - I ..... p. 13
Application 6 Output Pulse Amplifier (with transformer) - II ..... p. 14
Application 7 Output Pulse Inverter ..... p. 14
Application 8 Period Extender for Time Proportioning ..... p. 15
Application 9 Initial Cycle Delay (for saturable loads) ..... p. 15
Application 10 Sensor Failure Detection - Failsafe ..... p. 17
Application 11 Time Delay 'Relay' ..... p. 18
C. $3 \Phi$ AC Circuits (App. 12 and 13)
Application 12 ЗФ, 208 VAC Dual Threshold $-Y$ or ..... p. 19
Application 13 3Ф, 110 VAC Dual Threshold - Loads (with single TRIGAC) ..... p. 20
D. DC Circuits ..... p. 20
E. Construction - Includes parts lists and component location diagrams ..... p. 20
V. Miscellaneous
A. Use of the TRIGAC with Nonresistive Loads ..... p. 27
B. A Note on Thyristor Structures ..... p. 28
C. Full Wave Output Power Switches for use with the TRIGAC ..... p. 30

The $\mu$ A742 TRIGAC supplies systems designers, circuit engineers, and experimenters with an integrated circuit that facilitates the design of zero crossing ON-OFF controls for a wide range of uses. Some examples are:

## Industrial

1) conveyor belt drive motor ON-OFF control
2) oven or curing region temperature control
3) motor protection (current limit and winding temperature limit)
4) air conditioning (see Appliance)
5) process temperature-humidity control
6) plant safety fire detection
7) product proximity interlocks
8) product sorting
9) table positioning systems

Appliance

1) wall thermostat
2) fan controls responsive to air temperature flow
3) oven temperature controls for roasting, warming, selfcleaning functions
4) dehumidifier humidity detector
5) kitchen fan ON-OFF temperature control
6) portable heater temperature control
7) refrigerator
freezer cabinet temperature
refrigerator cabinet temperature compressor motor overload protector evaporator coil frost detector (for defrost cycle control)
start winding switch control
8) home laundry washing machine
water level detector
turbidity sensor
water temperature-mixing valve
out-of-balance detector
end-of-cycle annunciator
9) dishwasher
water temperature
water level
motor start-run winding control motor winding temperature protector
room air conditioners and home heat pump installations
room temperature control
compressor motor start winding-overload protector evaporator ice detector
defrost operation termination (temperature)
home safety fire detector
temperature responsive central alarm control
kitchen range surface burner temperature control (burner-with-a-brain and detecting boiling liquids)
10) outside ice detector
(automatic defrost of icy walks and gutters)

## Aircraft

1) fan control
2) environmental control -heater and air conditioning equipment
3) servo motor control
4) engine temperature monitor and control
5) panel lighting

Marine

1) explosion proof ON-OFF control for hazardous environment (engine compartment, fuel storage areas, etc.)
2) environmental control
3) general low RFI/EMI motor control

The AC power control field has two major classifications for basic control systems: phase controls and zero crossing switches. (See Figures 1 and 2) The phase control changes the average load power applied by varying the point at which the power switch is turned ON. The top trace shows a small amount of power being delivered to the load; the lower trace shows almost full power being applied. Note the abrupt change in waveshape at the thyristor's turn-ON point. One of the major problems with phase control systems is suppression of RFI (Radio Frequency Interference) generated during this abrupt. transition from the OFF to the ON state. The amount of unwanted high frequency energy generated is a function of the power being switched. Then the E-I product change will determine the RFI intensity produced. Just before switching,


Fig. 1. Phase control.
the load current is zero, so the system power will also be zero. This is represented by position A in the diagram. However, just after the thyristor has turned ON, the system power condition is very high. In a 120 volt system, for instance, with a resistive load which dissipates 1200 watts average power, the instantaneous switched power may be as high as 1750 watts. This is represented at B in Figure 1. Generally, this transient must be suppressed by filter networks. These filters have one or more components in the main load current conduction path that introduce significant power dissipation. Filter systems are generally costly, bulky, and may cause problems with reflected assymmetries in the power distribution system.

The zero-crossing switch has none of these problems. Its typical operation is shown in Figure 2. Power is applied to the load by turning on the power switching thyristor when the line voltage (or current) crosses zero. With this approach, RFI is held to a minimum. (A direct inspection of the diagram shows


Fig. 2. Zero crossing control.
that there will be a minimum energy change in the 'before switch-ON' to 'after switch-ON' transistion.) The upper trace in Figure 2 shows minimum power applied to the load; the lower trace, maximum power. Note that the power input is increased by discrete steps of full cycles. Designers interested in developing controls with a minimum time investment will find sufficient information for their purposes by briefly reviewing the Handbook's Introduction, checking the circuit given in the Applications section that most nearly resembles the need at hand, and choosing the proper load switch (SCR or triac) to match the system power requirement. The TRIGAC's inherent flexibility and ease of application should allow circuits to be designed in this manner for functions ranging from the simple single threshold coffee pot temperature control to the much more complex three-phase $24 \mathrm{kVA} Y$ or $\Delta$-connected two-level threshold control complete with time proportioning. In all cases, wiring complication is kept to a minimum because the TRIGAC has:

1. Its own internal power supply for operation with line voltages ranging from 24 to 440 volts (AC and DC).
2. Internal voltage stabilization for compensating large variations in supply source. (For instance, when connected for 110 VAC operation, the unit experiences practically no change in operation for line voltages ranging from 85 to 135 VAC ).
3. Built-in bias supply for external sensors which tolerates most commonly used analog sources. (Inputs such as unidirectional phototransistors or bidirectional photoresistors, temperature sensors, pressure sensors, etc. are acceptable.)

For ease in locating various circuits, the Applications section is divided into four parts:
A. One phase AC circuits (p.10).
B. Accessory circuits (for expanded functional flexibility) (p.13).
C. Three phase AC circuits (p.19).
D. DC circuits. (p.20).
E. Construction section (p.20).

Component locations, and parts lists.

Of course, there are many other potential applications for the $\mu \mathrm{A} 742$.

## II. INTRODUCTION

The $\mu$ A 742 TRIGAC is a flexible integrated circuit interface between an analog sensor and the gate terminal of a power switching thyristor (SCR or triac). Its location in a typical control system is shown in Figure 3.


Fig. 3. Typical TRIGAC control system.
The TRIGAC is engineered to permit the maximum number of variations of this basic control configuration with the minimum number of external components.


Fig. 4. Functional TRIGAC operating logic.
The TRIGAC's main function is to control the power applied to a load. In addition to this, other available functions add to its flexibility, such as:

1. Assured $360^{\circ}$ load switching symmetry to avoid DC saturation of AC loads.
2. Zero crossing control to limit RFI/EMI (unwanted high frequency noise).
3. Predictable and stable critical operating 'set' points with well defined hysteresis.
4. The smallest possible number of external parts.
5. The use of sensors with widely varying characteristics:
a. resistance values ranging from $4 \mathrm{k} \Omega$ to $40 \mathrm{k} \Omega$
b. unidirectional types (e.g., photodiodes, phototransistors, etc.)
c. bidirectional types (e.g., NTC or PTC thermistors)
d. low power dissipation types (dissipation limited to 10 milliwatts for $10 \mathrm{k} \Omega$ sensors)
6. Switching for all loads ranging from resistive to inductive, with accommodation for time varying inductances. Capacitive loads may also be switched when a separate DC supply is available.
7. Transformer isolation from the power line.

The ON-OFF decision is made in the following manner:
Whenever the $(+)$ input (pin 3) has a higher voltage than the $(-)$ input (pin 2), a current pulse will be delivered to the gate of the power switch at the following two load current zero crossings.

This statement (represented in Figure 4) contains enough information to accurately predict the control's response to all combinations of sensor input signals.

Control transfer characteristics can easily be described in electromechanical (relay) terms. For instance, in the presence of a slowly rising input (coil) signal, a normally closed contact relay will reach a pickup voltage at which its armature will move from the unenergized to the energized condition. This will cause its normally closed contacts to open, and will result in the removal of power from the load. For higher values of applied signal at the relay coil, there will be no change in the load power. If the coil voltage is then lowered, a drop-out voltage is reached at some value below the pickup voltage. At this point, the armature returns to its unenergized position, and load power is again applied.


Fig. 5. Full-wave temperature control.
The transfer characteristic of the relay's operation is shown in Figure $6 \mathrm{a} . \mathrm{S}_{1}$ corresponds to the relay pickup point while $\mathrm{S}_{2}$ describes the dropout condition. It should also be noted that the load has only two possible conditions, ON and OFF.
This also establishes the shape of the basic zero crossing hysteresis control characteristic. The signals needed for the TRIGAC's ON-OFF decision are supplied by the input bridge network which contains $R_{3}, R_{4}, R_{5}, R_{6}$, and $R_{7}$ in Figure 5. The $\mathrm{R}_{5}$ element is in a 'remote' sensing location consisting of a PTC (Positive Temperature Coefficient) thermistor temperature sensor in series with a temperature adjust potentiometer. This branch of the input bridge would typically serve a 'wall thermostat' type function. Note that this circuit shows the sensor location as R5 - between TRIGAC terminals 2 \& 7, although it could as well be in any of the input bridge's other three arms (represented by $\mathrm{R}_{3}, \mathrm{R}_{4}$, or $\mathrm{R}_{6}$ ). If an NTC (Negative Temperature Coefficient) thermistor had been chosen, $\mathrm{R}_{6}$ would be the logical choice for the remote sensor position.

a. System transfer characteristics.

b. Critical operating point - two level control.

Fig. 6.

If we assume that each arm of the input bridge is approximately $10 \mathrm{k} \Omega$, then the critical operating points could be represented as shown in Figure 6b.

## TRANSFER CHARACTERISTICS

A typical system operating cycle (assuming that the controlled load in this instance varies the temperature in the vicinity of the input sensor) is as follows:

1. With the PTC thermistor resistance $\left(\mathrm{R}_{5}\right)$ value low at low ambient temperature, we enter the Figure 6 b diagram at point $A$. The thyristor power switch is held in the ON condition by the TRIGAC.
2. As the thermistor is warmed by the heater element, the resistance of $R_{5}$ is increased until the $R_{5}+R_{7}$ branch of the input bridge rises above $10 \mathrm{k} \Omega$. At this point $\left(S_{1}\right)$, gate drive is removed from the power switching triac, and the heater element (load) is turned OFF. The TRIGAC also shunts R7 with a current path approximately equivalent to a $150 \Omega$ resistor.
3. After some thermal overshoot, the temperature at $\mathrm{R}_{5}$ decreases until the value of its branch of the input bridge is again at $10 \mathrm{k} \Omega$ (including the $150 \Omega$ shunt at $\mathrm{R}_{7}$ ). We have now reached point $\mathrm{S}_{2}$ in Figure 6 b , and the TRIGAC again applies gate signal to the power switch.
4. After thermal undershoot, $\mathrm{R}_{5}$ will be re-warmed by the heater's output and the entire cycle will be repeated.

Note that:

1. The critical operating points $-\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ - are completely controlled by the values of resistors $\mathrm{R}_{5}$ and R7.
2. The turn OFF point for the system $\left(\mathrm{S}_{1}\right)$ is set by the sum $R_{5}+R_{7}$.
3. The turn ON point for the system $\left(\mathrm{S}_{2}\right)$ is set by $\mathrm{R}_{5}$ alone.
4. The difference between $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ (the control hysteresis) is set approximately by $\mathrm{R}_{7}$.

In Figure 5 and in the Applications section of this Handbook, each arm of the input bridge is shown to have a $10 \mathrm{k} \Omega$ resistance. Actually there is a great deal of freedom in choice of input components. The input bridge arms may be chosen with values ranging from $4 \mathrm{k} \Omega$ up to $40 \mathrm{k} \Omega$ with little change in system performance.

Resistors $R_{1}$ and $R_{2}$ are line voltage dropping elements. In combination with the TRIGAC's internal structure, they limit its terminal voltage to no more than 22 volts (a safe value for reliable IC operation). The total current requirement for the system is low so that only two-watt resistors are required for 110 VAC systems. The need for the remaining external components, $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$, is discussed in the explanation of the TRIGAC's internal circuit that follows.

## THE $\mu$ A 742 CIRCUIT OUTLINE

The TRIGAC's principle of operation is explained in two parts:

1. A simplified description of the purposes of each functional block. (Figure 7)
2. Complete circuit description.

The circuit has three main sections: power supply, input amplifier, and a two level synchronized output switch.

The power supply consists of a shunt zener regulator $\mathrm{D}_{\mathrm{z}}$. During time intervals in which the $A C$ line is positive ( $\mathrm{L}_{1}$ positive with respect to $L_{2}$ ) this zener holds the maximum voltage at $V_{C C}$ to within 21 volts of the system ground reference ( $L_{2}$ ). During the line supply's negative half cycle, the voltage at $\mathrm{V}_{\mathrm{CC}}$ collapses and the portion of the TRIGAC to the left of the zener (the input amplifier, etc.) is allowed to 'idle'. We can say that this part of the circuit operates on a $50 \%$ duty cycle, but that during each interval that the line applies over 21 volts (a period slightly less than 8.3 milliseconds), it operates as if it were being supplied from a normal DC source.

The input amplifier and its associated functions:

1. Amplifies the input signal.
2. Makes the decision on whether or not power will be applied to the gate of the power switch by turning ON an internal SCR whenever the ( + ) input is larger than the ( - ) input (thus defining the $\mathrm{S}_{1}$ value shown in Figure 5).
3. Sets the width of the hysteresis characteristic (the distance between $S_{1}$ and $S_{2}$ in Figure 6) by shunting $R_{7}$ in the input bridge. Retains memory of the IC's operating condition from positive half cycle to positive half cycle.

The two input signals from the external bridge are fed through forward biased diodes $D_{7}$ and $D_{8}$ into the bases of transistors $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$. Whenever the $(+)$ input exceeds the $(-)$ input by more than a slight offset voltage (typically about 3 millivolts), gate 2 current is extracted from thyristor 1 . When this gate signal is present, thyristor 1 switches ON, applying approximately 20 volts to resistors $\mathrm{R}_{\mathrm{a}}$ and $\mathrm{R}_{\mathrm{b}}$. The resultant current through $R_{a}$ charges $C_{1}$, later used to supply gate drive for the power switch. At the same time, current through $R_{b}$ turns on


Fig. 7. Simplified TRIGAC internal schematic diagram.
the clamp transistor so that the voltage drop across external resistor $R_{7}$ is reduced to a single $V_{C E}$ (sat). This has the effect of driving the ( - ) input further negative and widening the difference between the ( + ) and ( - ) inputs which, in turn, furnishes added gate drive for the switch.

The operation of the clamp, by shunting R7, also defines the change in input voltage level required to make the circuit return from the ON to the OFF stage.

The hysteresis transfer characteristic in Figure 5 explains the need for $D_{7}, D_{8}$, and $C_{2}$. For input signals between the two critical operating points, $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$, the system may have either of the two possible output states, ON or OFF. For instance, if an input signal between $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ is applied for the first time, the system will assume the OFF state. However, if later changes in the input signal cause the system to turn ON, then it should continue to retain the ON condition for signals between $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ until the lower threshold point, $\mathrm{S}_{2}$, is reached. To do this, the circuit must have some form of memory. In conventional two-level circuits - such as the Schmitt trigger - a transistor held latched ON maintains a record from moment to moment of the system's previous state. Obviously, a continuous $\mathrm{V}_{\mathrm{CC}}$ supply is needed to hold the latched transistor ON for this type of memory. The TRIGAC, with its periodically interrupted $\mathrm{V}_{\mathrm{CC}}$, must resort to a different form of memory.

Memory of the control's condition is kept during negative line half cycles (when the circuit is idling) by energy storage in capacitor $\mathrm{C}_{2}$. This stored energy forces the differential amplifier ( $Q_{1}$ and $Q_{2}$ ) to assume the previously held state at the beginning of each positive half cycle. Diodes $D_{7}$ and $D_{8}$ prevent $\mathrm{C}_{2}$ 's stored voltage from discharging into the input bridge during 'idle' intervals.

The charge on $\mathrm{C}_{2}$ is refreshed during each positive half cycle. $\mathrm{C}_{2}$ also has a secondary function: it slows the amplifier frequency response to help eliminate false system noise turn ON. (Actually, system frequency response is set by the relatively slow 60 Hz line.)

To summarize, the input amplifier has the job of delivering energy to $\mathrm{C}_{1}$ whenever a gate signal is required for the external power switch. The decision on whether or not to supply this energy is made during each positive half cycle of the line. Once $\mathrm{C}_{1}$ has been charged, the two level synchronized switch (covered next) will pass its stored energy to the gate of following SCR or triac within ten milliseconds.

The two level synchronized output switch transfers the $\mathrm{C}_{1}$ charge into the external power switch gate during the two line current zero crossings immediately following the particular positive cycle in which $\mathrm{C}_{1}$ was charged. To do this, two basic functions are required:

1. The energy must be parcelled out in two separate bursts; the first occuring when the load current crosses zero while traveling in the negative direction, and the second when the load current again crosses zero while traveling in the positive direction.
2. The amount of energy discharged from $\mathrm{C}_{1}$ during both pulses must be accurately controlled so that the external power thyristor receives an adequate gate signal at each zero crossing.


Fig. 8. Synchronized switch operation - resistive load.

These features are implemented through the use of thyristor 3, and thyristor 4, in Figure 7. The signal derived from the $\mathrm{T}_{2}$ terminal of the power triac changes sign when the load current passes through zero.

A digression is in order here to explain the significance of using a signal derived from $T_{2}$ to sense information about the load current. The line/load waveforms for a typical AC inductive load switching condition are shown in Figure 9.


Fig. 9. TRIGAC zero crossing control - inductive load waveforms.
Beginning at the left edge of the illustration, assume that the thyristor in use is a triac and that it is already in conduction in the negative direction. When the load current passes through zero, the triac loses holding current and momentarily presents a high resistance to the series divider formed by the load and the thyristor. Since the load has a relatively low impedance, the remote thyristor terminal attempts to increase to line voltage. This produces a positive signal that is then coupled into the pulse generator via the synchronizing signal connection. The arrival of this signal causes the pulse generator to very rapidly deliver a pulse to the gate of the thyristor. The thyristor then resets into the ON condition for another half cycle.

The benefit of using this arrangement is obvious if we assume that the phase lag of the load current varies. (This is a situation frequently encountered in the case of motor loads. As the motor start winding is switched out, the phase lag of the motor can change by as much as 50 degrees.) If we assume that the position of the load current's zero crossing moves either forward or back in time, it is obvious that the synchronizing signal will also shift (the thyristor waits to fall out of latch until its current passes through zero). This will cause precisely the required change in the timing of the thyristor gate pulse to hold RFI generation to a minimum.

Returning to the discussion of the two level output switch's operation: The synchronizing signal from $T_{2}$ passes through $\mathrm{R}_{1}$ and a level change inverting circuit (not shown on our simplified diagram) which extracts current from the gate 2 terminal of thyristor 4 just after the current zero crossing. This causes thyristor 1 to turn ON, discharging $\mathrm{C}_{1}$ via zener diode $\mathrm{D}_{1}$, the anode-cathode circuit for thyristor 4 and the gate $-\mathrm{T}_{1}$ circuit of the external triac power switch. $\mathrm{C}_{1}$ is discharged until its voltage is too low to sustain current through thyristor 4 (which then falls out of latch because its anode current falls below $/ \mathrm{HO}$ ). The level at which $\mathrm{C}_{1}$ stops discharging - 8 volts - is held for the remaining negative half cycle of the load current (as shown in Figure 9).

When the load current next passes through zero (now traveling in the positive direction) the level change inverting circuit extracts current from gate 2 of thyristor 3. This unit (which does
not have a series zener) discharges $\mathrm{C}_{1}$ into the thyristor gate via its anode-cathode circuit and the triac's gate - $T_{1}$ circuit. Thyristor 3 falls out of latch when $\mathrm{C}_{1}$ 's voltage has dropped to about 1 volt.
The energy delivered into the gate of the power switch (triac) has been controlled in both cases by the voltage change at $\mathrm{C}_{1}$.
At this point the line voltage becomes positive so that the input amplifier $V_{C C}$ approaches 21 volts. If conditions at the TRIGAC's inputs (pins 2 and 3 ) dictate that thyristor 1 will again be turned on to charge $\mathrm{C}_{1}$, the entire cycle will be repeated for the following two load current zero crossings.
The sequence of events during the $\mu \mathrm{A} 742$ 's operation generates the waveforms given in Figure 10.


Fig. 10. Operation of the gate output switch - resistive load.


Fig. 11. TRIGAC output waveform.

Now for a look at the circuit's signal output. The TRIGAC produces a nearly ideal gate drive for power switching thyristors. When attached to the recommended external components, its waveshape (shown in Figure 11) has a rise time of about 150 ns to a peak value of 1 ampere. The rate of decay is held so that there will be least 100 mA available after 6 microseconds. If necessary, this interval may be stretched through alteration of the external components.
This completes the simplified discussion of the TRIGAC's operation.

## III. TRIGAC COMPLETE CIRCUIT DESCRIPTION

## OPERATION FROM AN AC SUPPLY

The schematic diagram of Figure 12 shows the connections for a TRIGAC control circuit operating directly from a single AC supply. It shows the necessary external components as well as the various sections within the TRIGAC. When operated directly from an AC line through a dropping resistor, zener diodes $\mathrm{D}_{2}, \mathrm{D}_{3}, \mathrm{D}_{4}$, and diodes $\mathrm{D}_{5}, \mathrm{D}_{6}$ in the Power Supply Section provide a regulated supply of about +21 volts at pin 13 during the positive half cycles. During the negative half cycles, the isolation diode $D_{1}$, holds this potential to about -0.7 V .

The Charge Control Section contains a conventional differential amplifier comprised of a matched pair of transistors $\mathrm{Q}_{1}$. $\mathrm{Q}_{2}$, and fed via a constant current source $\mathrm{Q}_{3} . \mathrm{Q}_{3}$ begins to conduct only after the supply voltage at pin 13 has exceeded about 14 volts, or when diodes $D_{3}$ through $D_{6}$ conduct.

The inputs of the differential amplifier are connected to the Sensor Bridge Network. If the input to the differential amplifier is such that the voltage at pin $2(-$ input $)$ is higher than that at pin 3 (+ input), $\mathrm{Q}_{1}$ will conduct and thus hold $\mathrm{Q}_{2}$ OFF. Let us call this the "inhibit state". When the input to the differential amplifier is positive (pin 3 at a higher potential than pin 2), $\mathrm{Q}_{2}$ will conduct, and will pull current out of the anode-gate of thyristor $\mathrm{T}_{1}$ in the Charging Network, causing $\mathrm{T}_{1}$ to start conducting. We will call this the "trigger state". As soon as $T_{1}$ conducts, it will cause the storage capacitor CST to charge via $T_{1}, D_{9}$, and $R_{5}$ to a voltage equal to the supply voltage of pin 13 minus the drop across $\mathrm{T}_{1}$ and $\mathrm{D}_{9}$; roughly 19.5 volts.

Transistors $Q_{6}$ and $Q_{7}$, thyristor $T_{5}$ and their associated components form the Zero Crossing Detector. They provide the necessary control to ensure that trigger output pulses supplied to the external circuit are delivered near the zero crossing of the load current in order to minimize the RFI generated. The trigger pulses are supplied through the Pulse Generator which receives its energy from the external storage capacitor CST. The Pulse Generator is made of transistor $\mathrm{Q}_{8}$, thyristors $\mathrm{T}_{3}$, $\mathrm{T}_{4}$, and their associated components. The Zero Crossing Detector and the Pulse Generator work together and therefore, their functions will be explained simultaneously.


Fig. 12. $\mu A 742$ zero crossing AC trigger - TRIGAC schematic diagram.

Early during positive half cycles, before the triac anode voltage has reached about 7 volts, $Q_{6}$ is forward-biased via resistors RSYN and R10. When the anode voltage of the triac exceeds the zener voltage of $\mathrm{D}_{12}$ (about 7 volts), $\mathrm{T}_{5}$ switches ON and causes the sync input voltage at pin 10 to collapse to about 1 volt, thus turning $Q_{6}$ OFF. This ensures that if $T_{3}$ is to turn ON, it will do so within the first seven or so volts of the positive half cycles. It will be recalled from the above explanation that CST begins to charge only after diodes $D_{3}$ through $D_{6}$ have started conducting, or roughly when the supply voltage at pin 13 has reached about 14 volts. It is therefore obvious that the charging and discharging of the storage capacitor occur at two distinct times. During the first positive half cycle, coinciding with, or immediately following the start of conduction of $\mathrm{Q}_{2}$, current will flow out of the anode gate of $\mathrm{T}_{3}$ within the first 7 volts of the positive half-cycle, but will not turn $\mathrm{T}_{3} \mathrm{ON}$ due to the absence of voltage on the storage capacitor CST. A little later during the same positive half cycle when the supply voltage at pin 13 has reached about 14 volts, the storage capacitor will begin to charge; its voltage will rise to about 19.5 volts during the remainder of the half cycle and will retain this value.

At the start of the following negative half cycle, $\mathrm{Q}_{7}$ begins to conduct and it causes $\mathrm{T}_{4}$ to turn ON due to the current pulled out of the anode-gate of $\mathrm{T}_{4}$. $\mathrm{T}_{4}$ provides the base drive to $\mathrm{Q}_{5}$ and $Q_{8}$. Thus $Q_{8}$ turns $O_{N}$ and dumps some of the energy stored in CST and provides a high energy pulse to the gate of the triac, thus causing the triac to turn ON near the beginning of the negative half cycle. As soon as the voltage across CST falls to about 8 volts (because of $\mathrm{D}_{11}$ ), the current through $\mathrm{T}_{4}$ falls below its holding current level and thus $\mathrm{T}_{4}$ and $\mathrm{Q}_{8}$ are turned OFF. The storage capacitor therefore discharges from 19.5 volts to about 8 volts at the beginning of the negative half cycle. CST maintains this voltage for the remainder of the negative half cycle. At the start of the following positive half cycle, $Q_{6}$ is forward-biased again, and $T_{3}$ and $Q_{8}$ conduct. The storage capacitor CST now discharges to about 1 volts through $\mathrm{R}_{16}$ and $\mathrm{Q}_{8}$. Once the current through $\mathrm{T}_{3}$ falls below its holding current level, $\mathrm{T}_{3}$ turns OFF. The high energy pulse so generated triggers the triac ON near the start of the positive half cycle. As soon as the voltage across the triac collapses, base drive of $Q_{6}$, and consequently, the current out of the anode-gate of $T_{3}$, is stopped. When $Q_{5}$ comes out of saturation, $\mathrm{Q}_{2}$ causes $\mathrm{T}_{1}$ to turn ON again. The storage capacitor charges up and thus the cycle continues until the device reverts to the inhibit state.

## OPERATION FROM A DC SUPPLY

The connection diagram for DC operation is given in Figure 13. There are some similarities as well as marked differences between DC and AC operations. In the DC operation mode, the constant supply voltage keeps the differential amplifier always in operation. Therefore, regardless of the instantaneous polarity of the AC line, the storage capacitor CST starts charging as soon as $T_{1}$ is triggered $O N$ by $Q_{2}$. Let us now examine the transistion from the inhibit state occurring during a positive half cycle of the AC supply. At the beginning of the next negative half cycle, $\mathrm{Q}_{7}$ will be forward-biased and just as it was in the AC operation mode, T4 will turn ON, forward-biasing $\mathrm{Q}_{8}$ and $\mathrm{Q}_{5} . \mathrm{Q}_{8}$ produces an output trigger pulse at the beginning of this half cycle while $\mathrm{Q}_{5}$ pulls current out of the
cathode gate of $T_{1}$ causing it to turn OFF. Note that in the AC mode of operation, $T_{1}$ turns OFF at the end of each positive half cycle, by the natural reversal of the line voltage. In this mode, since the TRIGAC is powered through a DC supply and $\mathrm{Q}_{2}$ is assumed conducting, $\mathrm{T}_{1}$ turns ON again as soon as $\mathrm{Q}_{5}$ turns OFF, and re-charges CST back up to about 19.5 volts. With the next half cycle (positive) $Q_{6}$ is forward-biased and similarly a trigger output pulse is delivered to the triac; $\mathrm{Q}_{5}$ pulls current out of the cathode gate of $\mathrm{T}_{1}$, turning it OFF. This time CST discharges to about 1 volt. However, when $\mathrm{Q}_{2}$ turns T $_{1}$ ON again, CST recharges back up to about 19.5 volts and thus the cycle continues.

Now assume that the transistion from the inhibit to trigger state takes place during a negative half cycle of the AC line. At the beginning of the next half cycle, $\mathrm{Q}_{6}$ will be forwardbiased and this time $T_{3}$ will turn ON first, forward-biasing $Q_{8}$ and $\mathrm{Q}_{5}$. The triac will, therefore, conduct initially at the start of a positive half cycle. The rest of the operation is similar to the description given above. When the input to the differential amplifier reverts back to the inhibit state, the TRIGAC will stop delivering output pulses. The triac will then start blocking, always beginning with a negative half cycle.

## HYSTERESIS AND TIME PROPORTIONING OPERATION

So far, the function of the hysteresis transistor $\mathrm{Q}_{4}$ and memory capacitor CMEM have been deliberately omitted. However, as can be seen in Figure 12, every time $\mathrm{T}_{1}$ is turned $\mathrm{ON}, \mathrm{Q}_{4}$ saturates due to the bias it receives through $\mathrm{R}_{3}$. In the meantime, CMEM charges up according to the input conditions at pins 2 and 3. When $\mathrm{Q}_{4}$ saturates, it shunts the hysteresis resistor RHYS causing $Q_{2}$ to turn ON harder, thus supplying positive feedback to the differential amplifier. The memory capacitor then adjusts its charge according to this new input and "remembers" it for the next cycle. The transfer characteristic of this mode of operation is given in Figure 14. Note that if the connection from pin 7 to the bridge input is omitted, points $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ would coincide.


Fig. 13. Zero crossing circuit with DC supply.

Proportional control, another feature available with the TRIGAC, is shown in Figure 15. This function is achieved by
using thyristor $T_{2}$ to develop a ramp function which is superimposed upon the bridge input signal through the 200k resistor. Once the voltage on pin 6 reaches about 7 volts, $T_{2}$ switches into conduction and lowers the input voltage to pin 3 , causing $\mathrm{Q}_{2}$ to turn OFF. As the ramp voltage on pin 6 starts to increase again, the input to pin 3 also increases. The level on the ramp at which $\mathrm{Q}_{2}$ conducts determines how long the load remains energized.


Si: DETERMINED BY SENSOR BRIDGE
S. DETERMINED BY RATO OF RHYS TO RESISTENCE OF SENSOR

Fig. 14. Transfer characteristic of hysteresis control operation.


Fig. 15. Zero crossing with proportional control.

Recommended Values*

| AC Supply Voltage <br> 60 Hz <br> Volts - RMS | RDR | RSYN | CST |
| :---: | :---: | :---: | :---: |
| 24 | $1.0 \mathrm{k} \Omega$ | $1.0 \mathrm{k} \Omega$ | $0.47 \mu \mathrm{~F} / 25 \mathrm{~V}$ |
| 110 | $10 \mathrm{k} \Omega$ | $10 \mathrm{k} \Omega$ | $0.47 \mu \mathrm{~F} / 25 \mathrm{~V}$ |
| 220 | $22 \mathrm{k} \Omega$ | $22 \mathrm{k} \Omega$ | $0.47 \mu \mathrm{~F} / 25 \mathrm{~V}$ |
| FOR SUPPLY VOLTAGE FREQUENCY OF 400 Hz REDUCE |  |  |  |
| CST TO .047 $\mu \mathrm{F} / 25 \mathrm{~V}$ |  |  |  |

* Necessary with inductive loads.
*. The sensor resistance will determine the values of the bridge resistors. For the values of RDR shown, the total current into the bridge should not exceed 5 mA at 20 V .


## IV. APPLICATIONS

The following applications are a sampling of a few of the many TRIGAC uses. Each has an associated circuit board layout, parts list, and sufficient information for modeling the most common operating situations. The printed circuit board layouts, and parts lists appear in the Construction section.

The use of PC boards in testing TRIGAC circuits is encouraged - particularly if voltages higher than 24 VAC are to be used. When hooking up test systems with higher line voltages, the use of isolation transformers is recommended in the interest of safety.

## A. ONE PHASE AC CIRCUITS (APP. 1-4)

## APPLICATION 1

1Ф, 110 VAC Single Threshold Control
This form of the TRIGAC control circuit requires the minimum number of external components.

Circuit operation will be explained in the context of a simple low cost temperature controller (a common application).

Assume that the input sensor is a PTC (Positive Temperature Coefficient) thermistor with an operating point resistance of about $5 k \Omega$. Further, assume that it is in series with a potentiometer (temperature adjust pot) set at a value near $5 \mathrm{k} \Omega$. The value of $R_{5}$ is then approximately $10 \mathrm{k} \Omega(5 \mathrm{k} \Omega+5 \mathrm{k} \Omega)$. Then temperatures holding $\mathrm{R}_{5}$ below this value result in ( + ) input high or ON condition. Temperatures holding $\mathrm{R}_{5}$ above this value provides for an OFF condition. (See Section II)

The circuit's operation is not limited to temperature control the input sensor could as easily be a photodiode, photoresistor, pressure transducer, moisture sensor, water level detector, or any other analog sensor with resistance values ranging from $200 \Omega$ to $40 \mathrm{k} \Omega$.


Application 1. $1 \Phi, 110$ VAC single threshold controller.
For applications with bridge arm resistance values differing from 10 k , the important factor to keep in mind is the relationship:

$$
\frac{R_{3}}{R_{6}} \lesseqgtr \frac{R_{4}}{R_{5}}
$$

Note that one of these resistors would usually be a sensor in series with an adjustment potentiometer. Whenever the left hand term of this equation is larger than the right, the external power switch will receive a zero crossing gate drive from the TRIGAC. If the right hand term is larger, then no gate drive is supplied to the power switch. In practice, there will be a very small undefined area when the two input signals (pin 2 and 3) are within a few millivolts of each other.

In this case:

$$
V_{C C}\left[\frac{R_{3}}{R_{3}+R_{6}}-\frac{R_{4}}{R_{4}+R_{5}}\right] \underset{\text { where } V_{C C}=21 \mathrm{~V}}{>3 \text { millivolts }}
$$

For most controls, this undefined region is too small to be significant.

## APPLICATION 2

## Single Phase, 110 VAC Dual Threshold Control (With Hysteresis)

The transfer characteristic, a square loop, with dual threshold "critical operating points", has been described by example in the Introduction and illustrated in Figure 6. In this case the input sensor values for both thresholds is set by the input bridge resistance values. The transition from the OFF to the ON states is determined by the relative values of $R_{3}, R_{4}, R_{5}$, $R_{6}$, and $R_{7}$ as discussed in Figure 5 of the Introduction.


Application 2. 1Ф, 110 volt dual threshold controller.

## 1. Transition from OFF to $O N$ :

In this situation, the clamp transistor of Figure 7 is OFF, and the input bridge is a simple four-armed configuration with this relationship for bridge balance:

$$
\frac{R_{3}}{R_{6}} \geqq \frac{R_{4}}{R_{5}+R_{7}} \quad \text { Condition for turn ON }
$$

When the bridge is unbalanced so that the left hand term is larger than the right, the TRIGAC will supply power to the gate of the power switch (triac or SCR).

When turn ON takes place, the input bridge will be unbalanced by an amount equal to the effect of replacing $R_{7}$ with a $V_{C E}$ voltage drop.
2. Transition from ON to OFF:

Representing the effect of the clamp transistor in the circuit under consideration by inserting an equivalent resistor, $\mathrm{R}_{\mathbf{7}}{ }^{*}$ to replace $\mathrm{R}_{\mathbf{7}}$ :

$$
R_{7}^{*}=\frac{\left(R_{4}+R_{5}\right)}{\frac{V_{C C}}{V_{C E}(\text { sat })}}-1
$$

This assumes that:
a. Input bias current can be ignored.
b. The circuit's offset voltage is zero.
c. The TRIGAC's internal ( $\mathrm{V}_{\mathrm{CC}}$ ) is 21 volts.
d. The clamp saturation voltage is $V_{C E}$ (sat).
e. The value of $R_{7}$ is large compared to $R_{7}{ }^{*}$.

The condition for turn OFF now becomes:

$$
\frac{R_{3}}{R_{6}} \lesseqgtr \frac{R_{4}}{R_{5}+R_{7}^{*}}
$$

## APPLICATION 3

## $1 \Phi, 110$ VAC Dual Threshold Control with Time Proportioning

The need for time proportioning (or for the ability to smoothly control the load power) can be appreciated if we consider the interaction between a control and the environment it controls. For instance, an example of a room temperature controller is seen in Application 3a.


Application 3a.

There are a number of time related factors associated with this layout. If we list them in approximate order of importance:
$\mathrm{T}_{1}$ The primary path heat convection propogation time. (Period required for a step change in heat output at the heater element to change the temperature in the vicinity of the sensor.) Typically more than 2 minutes.
$\mathrm{T}_{2}$ Response time for the temperature sensor to react to a step change in its ambient. ( $15-45$ seconds)

T3 Lumped summary of other effects - including: disturbances due to room air movement, boundary layer effects at the surface of the heater and the sensor secondary convection routes, changes in room heat loss due to external variations (outside temp, etc.).
$T_{1}$ and $T_{2}$ are the dominant factors. A moment's reflection on the effect of the time delay between application of power to the heater and the responding resistance change in the thermistor sensor leads to the conclusion that the room's temperature must oscillate if power is applied in slowly cycling blocks of either full power or no power at all. This is illustrated in Application 3b.


Application 3b.

In many cases, tightened control of the hysteresis $\left(\mathrm{S}_{1}-\mathrm{S}_{2}\right)$ will provide sufficiently accurate temperature control and time proportioning will not be needed.

However, in systems which will not tolerate the overshootundershoot excursions of the dual threshold control, time proportioning is necessary. In this case, the control should have a 'single valued' response for each possible input temperature. Time proportioning is similar in concept to the 'continuously variable control' in that the variation of the average power applied through a given input signal range ( 0 to 100\%) is proportional to the sensor output.


Application 3c.

If this response (App. 3c) is compared to that given in Application 3 b , the advantage of time proportioning is apparent. The time/temperature variation is smaller due to the fact that the system stabilizes at a condition in which the average room power input exactly balances the heat loss. Therefore, virtually steady state heat flow exists throughout the room. Circuits using phase control are capable of this feature, but have the disadvantage of high RFI/EMI generation. Since zero crossing control is by definition limited to turning the load supply ON and OFF at the zero crossing of the load current, it must switch in whole cycles only. Therefore, the one possible method for varying average load power input with zero crossing control is to control the percentage of the total number of available line whole cycles which are applied to the load. One form of this technique is called time proportioning.


Application 3d.

Its operation is illustrated in Application 3d. The top of this figure shows a room temperature control system in which the sensed temperature very slowly varies (possibly over a period of hours). Three representative conditions are selected:

Case 1. Low room temperature - the system calls for high heat.
Case 2. Medium room temperature - the system demand is for $50 \%$ heat.
Case 3. High room temperature - system demands low heat.

The first case is modeled by the signals shown in the second graph from the top. Note that the input temperature is represented by a straight line (the variation in this parameter is so slow that no slope is visible). The proportioning reference signal is represented by a "sawtooth" waveform. If the control system is arranged so that the load power is turned ON whenever the sawtooth reference is higher than the sensed room temperature, then the "load power" cycling period will occur as shown. It should be kept in mind that the switching rate of the load is very fast relative to the room's response. Therefore, the power "bursts" shown on these diagrams are seen by the room as continuous power input (represented by the dashed line). In this control condition the average load power is high, and the load is turned ON for a greater proportion of the time.

The second case (shown in the third graph from the top) is similar to the first, with the exception that the temperature signal is higher and the control demands less power. In this situation, the proportioning reference input is higher than the measured temperature for only half of the time - creating conditions which hold the load power for an identical period. In Case 2, therefore, the room receives an average power equal to half of the power available when the heater is on continuously.

The third case shows conditions when the input temperature is high and the load power demand is low. Here, the proportioning reference exceeds the sensed temperature only near the peaks of the sawtooth, and the load is switched ON for only a small percentage (or proportion) of the time.

The time proportioning mechanism: Application 3e produces the transfer characteristic given in Application 3c, and shows how the power applied to the load is 'time proportioned' in order to control the average power output. The operation is implemented by simply generating a sawtooth waveform (analogous to the 'reference' waveform given in Application diagram 3d) through the use of an RC charging circuit and a constant voltage breakover trigger built into the TRIGAC. The sawtooth is then applied to the $(+$ ) input of the TRIGAC (pin 3) via a coupling resistor. The comparison room temperature signal is fed into the TRIGAC's ( - ) input (pin 2) in the manner used in Applications 1 and 2. Thus, electronic signals reproducing those shown in Application 3d are produced. The circuit is shown in Application 3 f.


Application 3e.


Application 3f. Time proportioning control.

The sawtooth is generated by the 'relaxation oscillator' formed by Rg, $\mathrm{C}_{3}$, and a 6.6 volt (approx.) fixed threshold thyristor (of the type described on page 29) in the TRIGAC. If we start with $\mathrm{C}_{9}$ discharged, then charge current through $\mathrm{R}_{9}$ causes $\mathrm{C}_{3}$ 's voltage to increase during each positive excursion of the line voltage (when the 21 volt $\mathrm{V}_{\mathrm{CC}}$ is present). When the capacitor's voltage reaches the threshold 6.6 volts, the thyristor between TRIGAC pins 6 and 8 turns ON, and the capacitor is rapidly discharged to about one volt. The thyristor then loses latching current during a negative line half cycle, and $\mathrm{C}_{3}$ is again permitted to begin charging. The sawtooth thus generated across $\mathrm{C}_{3}$ is coupled to the pin 3 input of the TRIGAC by R8. The $\mu \mathrm{A} 742$ 's input amplifier section treats the sawtooth generator output as an additional input signal, which produces a tendency for the system to proportionally switch the load for sensor input signals varying between $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$.

This input signal's effect is set by the relationship of the resistance value of $\mathrm{R}_{8}$ to the other parts of the connected arms of the input bridge $-R_{3}$ and $R_{6}$.

Since the time proportioning switch operates between two set points $\mathrm{V}_{1}$, and $\mathrm{V}_{2}$, (the turn ON and turn OFF voltages for the thyristor), and the value of $R_{8}$ is typically at least ten times the value of the standard bridge input resistors ( $R_{3}$ and $R_{6}$ ), then we can approximate the effect of the time proportioning switch's swing by saying that $\mathrm{R}_{8}$ is connected to ground at the end of the proportioning period (when the switch turns ON). During the rest of the time, $\mathrm{R}_{8}$ is driven by $\mathrm{C}_{3}$ 's rising voltage ramp. If this is the case, then:

$$
\Delta V_{\operatorname{pin} 3}=21\left[\frac{R_{6}}{R_{3}+R_{6}}-\frac{R_{6} / / R_{8}}{R_{3}+\left(R_{6} / / R_{8}\right)}\right]
$$

Substituting values for those given in the Construction section:

$$
\begin{aligned}
\Delta V_{\text {pin 3 }} & =21\left[\frac{5 k}{5 k+5 k}-\frac{(10 k)(200 k)}{210 k}\right. \\
& =21(0.500-0.487) \\
& =0.237 \text { volts }
\end{aligned}
$$

The circuit has a small resistor for the hysteresis function, R7. This is used to provide the system with some noise immunity, and should be used if any tendency to 'jitter' is observed with slowly rising ramp inputs from the time proportioning switch.

Note also that a resistor $\mathrm{R}_{10}$ has been placed between TRIGAC pin 5 (marked 'switch gate') and system ground. This resistor controls the switching sensitivity of the proportioning switch, and should be selected for values between 10 k and $100 \mathrm{k} \Omega$. In addition, for control systems in noisy environments (or when switching inductive loads) a small capacitor may be required to suppress noise pickup at the input bridge. If this is the case, a $.01 \mu \mathrm{Fd}, 25 \mathrm{~V}$ capacitor in parallel with $\mathrm{R}_{10}$ should eliminate the problem.

## APPLICATION 4

$1 \Phi$ Operation with Transformer Isolation Between the Control Circuit and the AC Line

The form of the TRIGAC's output gate pulses and the nature of the synchronizing signal make $D C$ isolated operation conven-


Application 4a. Transformer isolated circuit for resistive loads.
ient. Two systems are shown: for circuits which have resistive loads (the synchronizing signal exactly in phase with the line voltage), and for circuits with inductive loads (synchronizing signal time shifted from the line voltage zero crossing).


Application 4b. Transformer isolated circuit for inductive loads.

## B. ACCESSORY CIRCUITS (APPLICATIONS 5-11)

The following circuits add to the flexibility of the four preceding Applications. Each circuit has a printed circuit board layout in conjunction with the Construction section of the Handbook with letter coded terminals that match directly with the PC board layouts for Applications 1, 2, and 3. Each accessory application has a separate part numbering system, so the parts list for each design should be consulted to avoid confusion.

## APPLICATION 5

Output Pulse Amplifier
The TRIGAC produces an output pulse powerful enough for most currently manufactured triac and SCR power switches. However, there may be situations in which very insensitive power switches or loads with extremely slow current rise times will require longer and larger gate current pulses. This circuit produces 2 ampere 100 microseconds gate pulses for a typical triac and should be adequate for SCR's and triac's with current ratings of over 400 amperes.

In this circuit $\mathrm{D}_{1}, \mathrm{R}_{1}, \mathrm{C}_{1}$, and zener diode $\mathrm{D}_{5}$ form a 20 volt half-wave shunt regulated DC supply. (The circuit values are for a 110 VAC supply line.) Energy stored in $\mathrm{C}_{2}$ is transferred via $R_{4}$ and the collector-emitter circuit of $Q_{2}$ into the attached triac or SCR gate terminal. In a normal operating sequence, the output gate pulse from the TRIGAC is fed into the base of $Q_{1} . Q_{1}$ then turns $O N$, forward-biasing diodes $D_{2}$, $D_{3}$, and $D_{4}$.


Application 5. Output pulse amplifier.

This places a fixed voltage between the $(+)$ terminal of $\mathrm{C}_{2}$ and the base of $\mathrm{O}_{2}$. This places a relatively constant 1.8 volts between the higher voltage side of $\mathrm{R}_{4}$ and the base of $\mathrm{Q}_{2}$. If we subtract from this the 0.6 volt $\mathrm{V}_{\mathrm{eb}}$ of $\mathrm{Q}_{2}$, then the remaining 1.2 volts will be maintained across R4, and the emitter current will automatically be held at the value

$$
\frac{1.2}{R_{4}}
$$

since for reasonably high gain transistors, $\mathrm{I}_{\mathrm{e}}=\mathrm{I}_{\mathrm{c}}$, the combination $\mathrm{D}_{2}, \mathrm{D}_{3}, \mathrm{D}_{4}, \mathrm{R}_{4}$, and $\mathrm{Q}_{2}$ form a constant current source which is switched ON whenever $Q_{1}$ is turned ON by the TRIGAC's output pulse. Note that the ON period for this circuit can be controlled by varying the size of the TRIGAC's storage capacitor ( $\mathrm{C}_{1}$ ).

## APPLICATION 6 <br> Output Pulse Amplifier (with Transformer)

This circuit produces amplified pulses of longer duration than those developed by Application 5. Also, it has lower power dissipation and lower cost for high volume control systems.

It produces output pulses which typically have a 2 ampere peak current with relatively linear decay to 1 ampere within 500 microseconds. The arrangement is basically simpler than that used for Application 5, but does not have the constant current feature. Therefore, the output current is more dependent upon the power switch gate's terminal characteristics. For this reason, the circuit's output waveform should be checked with the particular SCR or triac to be used.

Power for the circuit is supplied by the stepdown transformer $\mathrm{T}_{1}$ (a common 6.3 volt filament transformer), the full wave rectifier bridge formed by diodes $\mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}, \mathrm{D}_{4}$, and capacitor $C_{1}$. When an output pulse is received from the $\mu A 742$ via $\mathrm{R}_{1}$, transistor $\mathrm{Q}_{1}$ is turned $\mathrm{ON} . \mathrm{Q}_{1}$ 's collector current provides base drive (through $\mathrm{R}_{2}$ ) to PNP transistor $\mathrm{Q}_{2} . \mathrm{Q}_{2}$ is the output switch, and transfers energy from $\mathrm{C}_{1}$ into the gate of the external power thyristor. During the output pulse, the increased voltage at $\mathrm{Q}_{2}$ 's collector provides some added base


Application 6a. Long duration pulse amplifier,


Application 6b. Output pulse waveshape.
drive for $Q_{1}$ via the $R_{3}-R_{4}$ divider. This has an effect identical to the thyristor action described on page 28, and causes the $\mathrm{Q}_{1}-\mathrm{Q}_{2}$ transistor pair to latch ON until $\mathrm{C}_{1}$ has been partially discharged. When the current supplied by $\mathrm{C}_{1}$ has fallen to a value below that required to hold $\mathrm{Q}_{1}-\mathrm{Q}_{2}$ in latch (about 1 am pere), the transistor pair turns OFF, and $\mathrm{C}_{1}$ is recharged by the power supply. Note here that the energy contained in each output pulse is set by the voltage change $\mathrm{C}_{1}$ experiences during the pulse. The rate of discharge of $\mathrm{C}_{1}$ is set mainly by the triac's input characteristics. Also, the TRIGAC only serves to initiate the output pulse for this arrangement, and does not set the resultant $\mathrm{Q}_{2} \mathrm{ON}$ time. For this reason, the circuit is useful when it is desirable to lower the TRIGAC circuit's $\mathrm{C}_{1}$ (the charge capacitor) - a good feature when driving insensitive gate load switching thyristors in 400 Hz systems.

## APPLICATION 7

## Output Pulse Inverter

Some triacs, such as the "logic-triac" require negative gate pulses for proper full wave operation. Since the TRIGAC produces positive pulses, this circuit is included in the Handbook as an output pulse inverter for control systems using negative gate thyristors.

The circuit's operation: $D_{1}, D_{3}, R_{1}$, and $C_{1}$ form a zenerstabilized 20 volt half-wave supply for the inverter. Output pulses from the TRIGAC's pin 11 are fed through $R_{2}$ into the emitter of $Q_{1}$ - permitting conduction in $\mathrm{Q}_{1}$ 's collector. This in turn supplies base drive to $\mathrm{Q}_{2}$ through $\mathrm{D}_{2} . \mathrm{Q}_{2}$ is then turned ON , discharging the energy stored in $\mathrm{C}_{1}$ in the form of negative triac gate current. The duration of this pulse is set by the TRIGAC's output pulse, and may be varied by adjusting the value of $R_{2}$ or the size of the TRIGAC circuit's ( $C_{1}$ ). $\mathrm{D}_{2}$ prevents reverse breakdown of $\mathrm{Q}_{2}$ 's emitter-base junction.


Application 7. Output pulse inverter.

## APPLICATION 8

## Period Extender for Time Proportioning

It is occasionally necessary to extend the period for the time proportioning* form of operation (to model external system time constants, for instance). The circuit given in this Application will provide a proportioning time base input for the TRIGAC with a period of up to $11 / 2$ minutes.


Application 8. Long "90 second" time proportioning.
The time base for the sawtooth waveform is generated by the RC charge circuit formed by $R_{1}$ and $C_{2}$. Charge from the TRIGAC's VCC (21 volt) supply is supplied via forward biased $\mathrm{D}_{1}$ for this purpose. Tracing a standard operating cycle for generating the sawtooth:

[^1]1. Assume that $\mathrm{C}_{1}$ is charged and $\mathrm{C}_{2}$ discharged. Current through $R_{1}$ caused $C_{2}$ 's voltage to rise at the rate set by $\mathrm{R}_{1}, \mathrm{C}_{2}$.
2. This rising voltage is presented to the base of the $\mathrm{Q}_{3}$ emitter follower, which holds the positive terminal of $\mathrm{C}_{3}$ to within 0.6 volts of $\mathrm{C}_{2}$.
3. The time rise of $\mathrm{C}_{2}$ is then reflected as an equal increase in $\mathrm{C}_{3}$ 's voltage, which is coupled by $\mathrm{R}_{5}$ to the $(+)$ input of the TRIGAC.
4. When $\mathrm{C}_{3}$ 's voltage has reached the breakover value of the TRIGAC's internal threshold thyristor, it is rapidly discharged via the path formed by pins 6 and 8 of the TRIGAC (the internal thyristor) and resistor
 tion shown by the arrow.
5. The charge-discharge fluctuation in the voltage of $C_{3}$ generates a sawtooth waveform which functions in exactly the same manner as the shorter period sawtooth described in Application 3. R 5 couples this into the $(+)$ input of the TRIGAC.
6. The remaining components have the function of resetting the charge in $\mathrm{C}_{2}$ to approximately zero during the $\mathrm{C}_{3}$ discharge. The method:
a. During the charging interval: Current through $\mathrm{R}_{3}$ is shunted to ground by the drain-source circuit of $\mathbf{Q}_{2}$, a junction field effect transistor. (For the purpose of this discussion, $\mathrm{Q}_{2}$ may be regarded as simply a resistor of about $125 \Omega$ when zero or a positive voltage is applied to its gate. However, when a negative gate voltage of sufficient magnitude is applied, its drain-source terminals become essentially open-circuited.)
b. During the discharge interval: $\mathrm{C}_{3}$ 's discharge current through $\mathrm{R}_{4}$ produces a negative gate voltage for $\mathrm{Q}_{2}$ - causing a sharp rise in the drain-source resistance. The current through $R_{3}$ is then routed via $R_{2}$ into the base of $Q_{1}$. With $Q_{1}$ turned $O N$, $C_{2}$ is reset via $Q_{1}$ 's collector emitter terminals.

Diode $D_{1}$ and capacitor $C_{1}$ serve to maintain the $V_{C C}$ supply for this part of the circuit during the line voltage's negative cycles (when the TRIGAC's $\mathrm{V}_{\text {CC }}$ is not present).

## APPLICATION 9

## Initial Cycle Delay

A number of common AC loads have magnetic structures which are capable of being saturated during the first cycle after turn ON. Loads of this type include:
welding transformers
large standard transformers
variable autotransformers ("Variacs")
large motors.
This first cycle magnetic saturation results in a very sharp rise in load current just after the application of power. This phenomenon, often an unrecognized problem, can cause failure of the power switching thyristor (triac or SCR). For instance, the waveforms shown in Application 9a were taken with a standard 10 amp bench autotransformer.


Application 9a. Typical initial cycle transients.
Note that by delaying the start of the first cycle turn ON of the triac by about 4 milliseconds, the surge transient has been reduced from 43 amperes to just about 0.3 amperes.

We may logically explain the use of initial cycle delay in this manner: If we plot steady state operating conditions for an inductive load, Application 9b results.

The three possible operating conditions are shown in this diagram. In the first plot, the steady state (normal) condition shows that there is a positive current in the load at the extreme left of the diagram. This current crosses zero at approximately the peak of the negative half cycle and then reverses to reach a peak in the negative direction at the same time as the applied voltage's positive going zero crossing. The initial positive current represents an energy storage condition in the load's core structure that "prebiases" the load with a field which is reversed by the negative half cycle of the applied line voltage.

If we compare this with the center diagram (starting from the OFF condition), we see that no such "prebias" exists. In this case, the magnetic structure receives a full 8.3 milliseconds of applied negative voltage. The current flow for the first quarter cycle of this operation is loosely analogous to time span A-B in the first graph. However, in this case the applied line voltage does not reverse at the end of a quarter cycle, but continues with the same negative polarity. Therefore, after the first quarter cycle, further application of negative line voltage results in a rapid increase in load current, as shown. This causes an increase in magnetic flux until the core's saturation level is reached. The condition can be destructive to the triac power switch, particularly if it coincides with a negative line transient.


turn on transient - Without intial cycle delay


Application 9b.

The bottom plot demonstrates the effect of the initial cycle delay. A comparison of the top and bottom plot shows the similarity in the load current/flux condition. We have applied negative current to the load at approximately the same time that its current would have crossed zero when operating in steady state conditions. The load receives only about 4 milliseconds of applied negative voltage before the line reverses polarity. Numerous experiments have shown that this approach can reduce the turn ON transient to almost the same level as the steady state operating current. The RFI/EMI (ElectroMagnetic Interference) that would normally be generated by switching in midcycle is avoided because the fluxfree load acts as its own inductive EMI filter during initial turn ON.

This circuit blocks the first synchronizing signal to the TRIGAC's pin 10 terminal until the middle of the first negative line half cycle has been reached.


Application 9c. Initial cycle delay schematic diagram.


Application 9d.

If we assume that the triac is OFF (there are no gate pulses from the TRIGAC), approximately full line voltage will be developed across its $T_{1}-T_{2}$ terminals. $R_{4}$ and $C_{1}$ will then form a phase shift network which generates a $90^{\circ}$ phase shifted voltage across $\mathrm{C}_{1}$. This voltage is applied via $\mathrm{R}_{5}$ to the gate of $\mathrm{Q}_{2}$, a P channel junction field effect transistor. A bias network formed by $R_{2}$ (connected to $L_{1}$ ) and $Q_{2}$ 's drain-source terminals drives the base of $Q_{1}$ during the periods in which the


Application 9e.
$R_{d s}$ value of $Q_{2}$ is high. These conditions are illustrated in Application 9d. In this circumstance, the circuit produces a synchronizing signal that is delayed by approximately $90^{\circ}$ from the line voltage zero crossing. This condition continues until the TRIGAC's input amplifier calls for the application of gate drive to the triac power switch.

When this occurs, the waveforms shown in Application 9 e are generated. Here the circuit works as before until the drive to $\mathrm{R}_{4}$ is interrupted by the triac's low saturation voltage (about 2 volts). There is now insufficient drive for the $\mathrm{R}_{4}, \mathrm{C}_{1}$ phase shift circuit to apply turnoff voltage to the gate of $\mathrm{Q}_{2}$. The FET then stays permanently $O N$, holding $Q_{1} O F F$. With $Q_{1}$ turned OFF, $\mathrm{R}_{1}$ and $\mathrm{R}_{3}$ act as the normal synchronizing drive resistor (which is given as $R_{1}$ in the schematics for Application $1,2,3$, and 4).

An additional note: The divider formed by $R_{1}$ and $R_{3}$ limits the $\mathrm{V}_{\text {CE }}$ voltage applied to $\mathrm{Q}_{1} . \mathrm{R}_{1}$ also acts as a divider together with the TRIGAC's internal input resistors to prevent false application of the synchronizing signal. For optimum performance, the circuit's phase delay should be matched to the load. For this purpose, potentiometer $\mathrm{R}_{4}$ is provided.

## APPLICATION 10

## Sensor Failure Detection Circuit - Failsafe Operation

In many control systems the failure (short or open circuit) of an input sensor can cause a dangerous condition. For instance, a heating control with an NTC (Negative Temperature Coefficient) sensor would interpret shorted thermistor leads as a very high sensed temperature and would interrupt the application of power to the load. This could be regarded as a 'failsafe' condition since furnace oven temperature (and the resultant fire or explosion hazard) is avoided. However, if the same NTC sensor fails in the 'open' condition (due to lead wire breaks, etc.) the control system would respond as if to a low temperature, and power would be continuously applied to the load. In this case, an open sensor detector is required to protect the system against the resulting dangerous condition.


Application 10a. Open sensor detector.

In general, both types of sensor - NTC and PTC - have one failure mode which is subject to interpretation by the control system in a dangerous manner. If we assume that the 'output thyristor OFF' condition is safe, then the unsafe modes would be:

| Sensor Type | Unsafe Failure |
| :---: | :--- |
| NTC | Open Circuit |
| PTC | Short Circuit |

The two circuit modifications of the TRIGAC's input bridge shown are suggested to handle these conditions. Of course, other control situations (e.g. airconditioners or motor controls) will require a different combination of these two circuits. The important point is that these two techniques may be applied to detect either of the two possible dangerous conditions short or open circuit.

During normal operation, $\mathrm{Q}_{1}$ is held in the saturated $O N$ condition by the current through $\mathrm{R}_{2}$. This provides enough base drive to apply $V_{C C}$ (minus $Q_{1}$ 's $V_{C E}$ (sat)) to $R_{1}$. $R_{6}$ (about $50 \mathrm{k} \Omega$ ) is too high to seriously affect the circuit's operation. If $R_{2}$ (which includes the sensor) should open, then base drive for $\mathbf{Q}_{1}$ is interrupted, and the transistor turns OFF. With $\mathbf{Q}_{1}$ OFF, there is no voltage supply for $R_{1}$, and the $(+)$ input (pin 3) voltage falls. At the same time, $\mathrm{R}_{6}$ applies a positive voltage to the $(-)$ input. This fulfills the condition given on page $6,(+)$ input lower than the $(-)$ input for the TRIGAC's OFF state and insures that no gate drive will be delivered to the power switching thyristor -a 'safe' condition.


Application 10b. Shorted sensor detector.

The circuit for the shorted sensor detector is shown in Application 10 b . When the sensor arm of the input bridge is shorted, zener diode $\mathrm{D}_{1}$ limits the TRIGAC's $\mathrm{V}_{\mathrm{CC}}$ voltage by shunting the IC's internal zener regulator. In this case, the TRIGAC's internal circuitry will prevent turn ON of the input amplifier, and thereby prohibit charge transfer into the $\mathrm{C}_{1}$ storage capacitor.

It may be necessary to shift the values of $R_{4}$ and $R_{5}$ so that the ( + ) input will not exceed 10 volts under normal operating conditions. No circuit layout is given for this in the Construction section, since it only involves adding a zener diode in parallel with one of the input bridge resistors for the printed circuit boards given for Applications 1, 2, 3, and 4.

## APPLICATION 11

## Time Delay 'Relay' Circuit

There are many possible ways in which the TRIGAC's flexible input bridge may be used to generate a time delay function. One of the most common utilizations would be the 'time delay relay' which is illustrated in Application 11. This circuit holds the TRIGAC in the OFF state for a controlled time after switch $\mathrm{S}_{1}$ has been opened.


Application 11a. Time delay 'relay'.

If we assume that $S_{1}$ is in the 'Reset' position, $R_{5}$ holds the $C_{2}$ voltage to within one volt of ground. This will hold $Q_{2}$ in the OFF condition, effectively lowering the TRIGAC's ( + ) input to near ground. At the same time the voltage divider formed by $R_{1}, R_{2}$, and $R_{3}$ holds the ( - ) input near 10 volts. The TRIGAC will therefore be held in the OFF condition.

When the switch is moved to the 'Time' position, $\mathrm{C}_{2}$ is charged by current through $R_{6}$. The emitter voltage of $Q_{1}$ will correspondingly increase along with the $\mathrm{C}_{1}$ voltage until the ( + ) input (pin 3) voltage is within several millivolts of the $(-)$ input. At this point, the TRIGAC switches into the ON state, and gate $\mathrm{C}_{2}$ voltage will continue to rise until it stabilizes at some higher value.

The circuit's $\mathrm{C}_{2}$ turn ON voltage is set primarily by the resistor values in the bridge biasing the ( - ) input (pin 2):

$$
V_{\text {turn }} \mathrm{ON} \cong V_{C C} \frac{R_{2}+R_{3}}{R_{1}+R_{2}+R_{3}}+V_{\text {bea }_{1}}
$$

$$
\begin{aligned}
& \text { Where } \mathrm{V}_{\mathrm{CC}} \cong 21 \text { volts } \\
& \mathrm{V}_{\text {bea }_{1}} \cong 0.5 \text { volts }
\end{aligned}
$$

Test results for the circuit values given in the Construction section:

| $\mathrm{R}_{6}$ | $\mathrm{C}_{2}$ | Time delay |
| :---: | :---: | :---: |
| 4.7 megohm | $1.0 \mu \mathrm{Fd}$ | 5 seconds |
| 10 megohm | $1.0 \mu \mathrm{FD}$ | 10 seconds |
| 4.7 megohm | $25 \mu \mathrm{Fd}$ | 150 seconds |

When $\mathrm{S}_{1}$ is returned to the 'Reset' position, $\mathrm{C}_{2}$ is discharged through $R_{5}$. The value for $R_{5}$ given in the construction section is small - for rapid reset of $\mathrm{C}_{2}$. However, if a time delay on turn OFF function is desired, $\mathrm{R}_{5}$ may be increased. In this case, $\mathrm{C}_{2}$ would be discharged at the rate determined by the $\mathrm{R}_{5} \mathrm{C}_{2}$ product. The $\mathrm{C}_{2}$ voltage level for turn OFF would then be approximately:

$$
\mathrm{V}_{\text {turn } \mathrm{OFF}} \cong \mathrm{VCC}_{\mathrm{CC}} \frac{\mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{3}}+\mathrm{V}_{\mathrm{be}_{\mathrm{Q}_{1}}}
$$

$$
\text { Where } V_{\mathrm{CC}} \cong 21 \text { volts }
$$

$$
\mathrm{v}_{\mathrm{be}_{1}} \cong 0.5 \text { volts }
$$

$\mathrm{D}_{1}$ and $\mathrm{C}_{1}$ provide the timer circuit with a half-wave rectified DC supply.

When the $\mathrm{C}_{2}$ voltage has reached this level, the TRIGAC will be held in the OFF condition until the switch is again moved to the 'time' position.

There are three threshold detection methods for generating various simultaneous time delay functions with the TRIGAC:

1. Normal input voltage level detection (as used in this application).
2. Use of the clamp transistor (pin 7) to generate a second turn OFF level by unbalancing the input bridge by a controlled amount.
3. Use of the TRIGAC's internal 6.6 volt proportioning switch (pin 6).
Combinations of these features will produce control functions such as the one shown here.

Also, automatically repeated time functions are possible.


Application 11b. One possible time sequence.

## C. THREE PHASE AC CIRCUITS

This section shows the $\mu \mathrm{A} 742$ TRIGAC in two three-phase circuits. The first, Application 12, uses three TRIGAC's, two of which are 'slaved' to the lead unit. The configuration permits turn ON of the three supply lines (for either $Y$ or $\Delta$ connected loads) in a $1-2-3$ sequence. The second circuit gives complete control for a three-phase Y -connected load from the center of the $Y$. The three power switching thyristors are placed adjacent to the center (neutral) which is used as a common circuit ground - analogous to $L_{2}$ in the single-phase circuits.

Both applications lend themselves to most of the features available with Applications 1, 2, 3, 4 and the Accessory circuits. For instance, the addition of long period time proportioning (Application 8) or sensor failsafe (Application 11) should simply require small modifications of the 'lead' TRIGAC's input bridge.

## APPLICATION 12

3Ф, 208 VAC Dual Threshold Control with Time Proportioning - for $Y$ or $\Delta$ Loads

This circuit supplies all of the features outlined in the discussion for Application 3. The values given in the Construction section have been tested in a 24 kVA industrial application. With suitable variation in the voltage level shifting resistors ( $\mathrm{R}^{\prime} \mathrm{s} 11$ through 21) the circuit will operate on three-phase line voltages ranging from 24 to 440 volts.


Application 12.

TRIGAC $_{1}$ is the lead device. Its operation may be calculated with the same input bridge design formulas given in the discussion for Applications 2 and 3. The unit's $\mathrm{V}_{\mathrm{CC}}$ supply is derived from a common buss fed by diodes $\mathrm{D}_{1}, \mathrm{D}_{3}$, and $\mathrm{D}_{5}$, and resistors $R_{13}, R_{18}, R_{21}$. Level change from the buss for TRIGAC 1 is via $R_{20}$. The synchronizing signal is through $R_{19}$. The circuit also has time proportioning (explained in Application 3), which is accomplished by $\mathrm{R}_{10}, \mathrm{C}_{3}, \mathrm{R}_{3}$. False firing of the time proportioning switch is controlled by $\mathrm{R}_{4}$ and $\mathrm{C}_{1}$. The input bridge consists of $\mathrm{R}_{2}, \mathrm{R}_{1}$, (on the printed circuit layout) and external resistors $R_{22}, R_{23}$, and $R_{24}$.

The IC's output pulses are coupled via $T_{1}$ 's two secondary windings into the gate of the $L_{1}$ triac, $\mathrm{Q}_{3}$, and into the input of the following TRIGAC2. The triac's gate terminals are transient-protected by using shielded wire for gate leads with the shields connected to the adjacent TRIGAC-triac pair's ground reference ( $\mathrm{L}_{1}$ in this case).

If we assume that TRIGAC ${ }_{1}$ has just begun an ON cycle, then the gate pulse from it will be coupled via $T_{1}$ into an input filter for TRIGAC 2 which consists of $D_{2}, R_{6}$, and $R_{7}$. This presents a positive voltage to pin 3 (the ( + ) input), which causes TRI$\mathrm{GAC}_{2}$ to supply gate drive to the $\mathrm{L}_{2}$ triac, $\mathrm{Q}_{2}$.

As $Q_{2}$ receives its gate drive, a second inter-TRIGAC input pulse is carried forward via T $_{2}$ to TRIGAC $_{3}$, which then turns ON at $\mathrm{Q}_{1}$ 's next zero crossing. Since there is no return connection between TRIGAC 3 and TRIGAC ${ }_{1}$, the sequence ends here.

Thus for each ON command from TRIGAC ${ }_{1}$, each of the following TRIGAC's deliver a full $360^{\circ}$ input to the load.

One additional note: For systems in which the center of the $Y$ is ungrounded, or for $\Delta$ loads, the voltage of the three terminals entering the load block (the triac leads most remote from the gate) is relatively undefined (the load block "floats"). Therefore, a source for triac latching current during the initial turn ON of TRIGAC 1 must be supplied. This is done by using the half wave charge-discharge network formed by $\mathrm{R}_{16}, \mathrm{R}_{17}$, $D_{6}, D_{7}$, and $C_{9}$. When all of the triacs are OFF, $C_{9}$ is charged to approximately the peak $L_{1}$ to $L_{2}$ voltage. When the first turn ON gate signal is applied, $\mathrm{C}_{9}$ is discharged via $\mathrm{R}_{17}$ and $\mathrm{D}_{7}$ to supply triac holding current.

## APPLICATION 13

## $3 \Phi, 110$ VAC, 400 Hz Dual Threshold Control with Single TRIGAC for $Y$ Loads

This applcation offers the lowest possible cost dual threshold control for three phase operation.

Diodes $D_{1}, D_{2}$, and $D_{3}$ act as three-phase rectifiers driving $R_{1}$ for the TRIGAC power supply signal. $R_{2}, R_{3}, R_{10}$, and $\mathrm{R}_{\mathrm{SI}}$ comprise the TRIGAC's input bridge, with R11 acting as the hysteresis control resistor. Since the operation of the two level hysteresis control has been dealt with in the Introduction and in the discussion in Application 2, it will not be covered here.


Application 13.

This control's operation differs from the description given in Application 2 only in these respects:

1. The $V_{C C}$ supply is always present (there is no 'idling' interval for the input amplifier section).
2. There are three times the normal number of synchronizing signals (derived from the three triac $\mathrm{T}_{2}$ terminals).
3. Current sharing resistors are required in series with the gates of each of the load switching triacs.
4. Because the TRIGAC's output current is shared by three gates, only sensitive gate triacs should be used.

The syncronizing signals are derived from the triac remote terminals via resistors $\mathrm{R}_{4}, \mathrm{R}_{5}$, and $\mathrm{R}_{6}$. The output gate drive current sharing resistors are $\mathrm{R}_{7}, \mathrm{R}_{8}$, and $\mathrm{Rg}_{9} . \mathrm{C}_{2}$ is the gate drive charge storage capacitor while $\mathrm{C}_{1}$ serves the memory capacitor function.

## D. DC CIRCUITS

The TRIGAC has been designed primarily for operation directly from the AC line. However, its internal circuitry (see page 8) also permits operation with a fixed DC VCC supply. In fact, the $D C V_{C C}$ supply offers a number of advantages:

1. Convenient interfacing with external DC powered driving circuits.
2. Increased system noise immunity (due to the DC supply's filtering).
3. Increased gate output pulses for use with very insensitive triac or SCR thyristor power switches. (See the $\mu \mathrm{A} 742$ data sheet).
4. Operation with very capacitive loads.
5. Operation with supply line frequencies above 400 Hz .

Almost all of the features listed in Applications 1 through 13 may be applied with the DC supply. However, the modifications suggested below should be used.

1. Supply Circuit Changes: The $A C$ line supply resistor from $L_{1}$ to TRIGAC pin 13 should be disconnected from the line and a new value selected. (This is shown as $\mathrm{R}_{2}$ in Applications 1, 2,3, and 4.) Its size should be chosen so that a current of 12 milliamperes is available for pin 13:

$$
R_{2 \mathrm{dc}}=\frac{V_{\mathrm{dc}}-V_{C C}}{I_{\text {supply }}}=\frac{V_{\mathrm{dc}}-21}{.012} \quad \begin{aligned}
& \text { Where } V_{\mathrm{dc}} \text { is } \\
& \text { given in volts }
\end{aligned}
$$

The circuit will operate with $\mathrm{V}_{\mathrm{dc}}$ supplies ranging from 24 to 440 volts.
2. Circuits using relaxation oscillators: Several of the time proportioning and time delay configurations may encounter latch-up problems with the internal switch (pins 6 to 8). If this occurs, the switch's sensitivity may be decreased by lowering the resistor between the switch gate ( pin 6 ) and ground (pin 8). This will also increase the current required to turn the switch ON and may force some compromises in the RC period. The effect, however, should not be serious.

## E. CONSTRUCTION

This section includes the parts lists and the component location diagrams for all of the Applications described in parts IV A, B, and C or the Handbook.

## APPLICATION 1

$\mathrm{R}_{1}, \mathrm{R}_{2}$
$1 \mathrm{k} \Omega, 1 \mathrm{~W}$ ( 24 VAC Operation)
$10 \mathrm{k} \Omega, 2 \mathrm{~W}$ ( 110 VAC Operation)
$22 \mathrm{k} \Omega$, 5W (220 VAC Operation)
$R_{3}, R_{4}, R_{5}, R_{6} \quad 10 \Omega \quad 1 / 4 \mathrm{~W}$
$\mathrm{C}_{1} \quad .47 \mu \mathrm{~F} 25 \mathrm{~V}$ Ceramic Capacitor


## TRIGAC APPLICATION BOARD 2

Part Number

## Description

$R_{1}, R_{2}$
$1 \mathrm{k} \Omega 1 \mathrm{~W}$ for $24 \mathrm{VAC}, 60 \mathrm{~Hz}$ $10 \mathrm{k} \Omega 2 \mathrm{~W}$ for $110 \mathrm{VAC}, 60 \mathrm{~Hz}$ $22 \mathrm{k} \Omega 5 \mathrm{~W}$ for $220 \mathrm{VAC}, 60 \mathrm{~Hz}$
$R_{3}, R_{4}, R_{5}, R_{6}$ These four Resistances are in the input bridge and are nominally $10 \mathrm{k} \Omega$ each. $\mathrm{R}_{5}$ and $\mathrm{R}_{6}$ are the variables in the bridge and either one may be used depending on the sensor used.

R7 The value of this Resistance determines the amount of Hysteresis in the System. (Min. $100 \Omega$ for $10 \mathrm{k} \Omega$ Bridge).

| Proportioning |  |  |
| :---: | :---: | :---: |
|  |  |  |
| $\mathrm{R}_{8}$ | $200 \mathrm{k} \Omega$ | 1/4W |
| R 9 | $20 \mathrm{k} \Omega$ | $1 / 4 \mathrm{~W}$ |
| $\mathrm{R}_{10}$ | $39 \mathrm{k} \Omega$ | 1/4W |
| $\mathrm{C}_{3}$ | $5 \mu \mathrm{~F}$ | 25 V Electrolytic Capacitor |
| $\mathrm{C}_{4}$ | . $01 \mu \mathrm{~F}$ | 10V Ceramic disc. Capacitor |
| $\mathrm{C}_{1}$ | . $47 \mu \mathrm{~F}$ | $25 \mathrm{~V}(60 \mathrm{~Hz}$ Operation) Ceramic |
|  |  | Capacitor Sprague 5C023474X025- |
|  |  | OB3 (or equivalent) |
|  | . 047 | ( 400 Hz Operation) |
| $\mathrm{C}_{2}$ | . $33 \mu \mathrm{~F}$ | 10 V Ceramic Disc. Capacitor |
|  |  | Sprague HY-327 (or equivalent) |



APPLICATION 4
Use the PC board supplied for Applications 2 and 3, and mount isolating transformers off the board.

ACCESSORY CIRCUIT APPLICATION 5


## ACCESSORY CIRCUIT APPLICATION 6



Application 6. Output pulse amplifier (with Xfmer).

## ACCESSORY CIRCUIT APPLICATION 7

Part Number
Description


Application 7. Output pulse inverter.


Application 8. Long period time proportioning.


Application 9. Initial cycle delay diagram.

ACCESSORY CIRCUIT APPLICATION 10

| Part Number |  | Description |
| :---: | :---: | :---: |
| $\mathrm{R}_{1}$ | $10 \mathrm{k} \Omega$ | 1/4W |
| $\mathrm{R}_{2}$ | Sensor ( | NTC) \& adjust Pot. (Total of 10k $\Omega$ ) |
| $\mathrm{R}_{3}$ | $10 \mathrm{k} \Omega$ | 1/4W |
| $\mathrm{R}_{4}$ | $10 \mathrm{k} \Omega$ | $1 / 4 \mathrm{~W}$ |
| $\mathrm{R}_{5}$ | $100 \Omega$ | (increase if more hysteresis is desired) |
| $\mathrm{R}_{6}$ | $100 \mathrm{k} \Omega$ | 1/4W |
| $\mathrm{Q}_{1}$ | 2N4250 | (or equivalent) |



ACCESSORY CKT
APPLICATION 10
APPLICATION 10


Application 10. Open sensor detector.

## ACCESSORY CIRCUIT APPLICATION 11



Application 11. Time delay relay.

## PARTS LIST, THREE PHASE CONTROL SYSTEM (PRINTED CIRCUIT BOARD)

| Part Number | Description |  |
| :---: | :--- | :---: |
| $\mathrm{C}_{1}$ | $.01 / 200 \mathrm{~V}$ Mylar Capacitor CDE MCR-2S1 |  |
| $\mathrm{C}_{2}$ | $.0 / 100 \mathrm{~V}$ Mylar Capacitor CDE MCR-2P1 |  |
| $\mathrm{C}_{3}$ | $5 / 50 \mathrm{~V}$ Electrolytic Capacitor Sprague |  |
|  | TE-1303 |  |
| $\mathrm{C}_{4}, \mathrm{C}_{6}, \mathrm{C}_{8}$ | $.47 / 100 \mathrm{~V}$ Mylar Capacitor CDE MCR-2P47 |  |
| $\mathrm{C}_{5}, \mathrm{C}_{7}$ | $.047 / 100 \mathrm{~V}$ Mylar Capacitor CDE MCR-2S47 |  |
| $\mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}$ |  |  |
| $\mathrm{D}_{4}, \mathrm{D}_{5}$ | FAIRCHILD FD-333 |  |
| $\mathrm{I}_{1}, \mathrm{I}_{2}, \mathrm{I}_{3}$ | $\mu \mathrm{~A} 742$ |  |
| $\mathrm{R}_{1}$ | $39 \mathrm{k} \quad 1 / 4 \mathrm{~W} \quad 10 \%$ Resistor |  |
| $\mathrm{R}_{2}$ | $10 \Omega \quad 1 / 4 \mathrm{~W} \quad 10 \%$ Resistor |  |
| $\mathrm{R}_{3}$ | $220 \mathrm{k} 1 / 4 \mathrm{~W} \quad 10 \%$ Resistor |  |
| $\mathrm{R}_{4}, \mathrm{R}_{5}$ | $680 \Omega 1 / 4 \mathrm{~W} \quad 10 \%$ Resistor |  |
| $\mathrm{R}_{6}, \mathrm{R}_{8}$ | $47 \mathrm{k} \quad 1 / 4 \mathrm{~W} \quad 10 \%$ Resistor |  |
| $\mathrm{R}_{7}, \mathrm{R}_{9}$ | $10 \mathrm{k} \quad 1 / 4 \mathrm{~W} \quad 10 \%$ Resistor |  |
| $\mathrm{R}_{10}$ | $22 \mathrm{k} \quad 1 / 4 \mathrm{~W} \quad 10 \%$ Resistor |  |
| $\mathrm{T}_{1}, \mathrm{~T}_{2}$ | Sprague $11 \mathrm{Z13}$ Pulse Transformers |  |
|  |  |  |

PARTS LIST, THREE PHASE CONTROL SYSTEM
(OFF-BOARD CIRCUITRY)

| Part Number | Description |
| :---: | :---: |
| C9 | 20/450 Electrolytic Capacitor/Sprague <br> TVA-1709 |
| $\mathrm{D}_{6}, \mathrm{D}_{7}$ | 1N4004 |
| $\mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}$ | 2N5445 RCA Triac |
| $\mathrm{R}_{11}, \mathrm{R}_{14}, \mathrm{R}_{19}$ | 15k 5W Resistor, Dale RH-5 15k |
| $\mathrm{R}_{12}, \mathrm{R}_{13}, \mathrm{R}_{15}$ |  |
| $\mathrm{R}_{18}, \mathrm{R}_{21}$ | 10k 5W Resistor, Dale RH-5 10k |
| $\mathrm{R}_{16}$ | 25k 5W Resistor, Dale RH-5 25k |
| $\mathrm{R}_{17}$ | 1.5k 1/2W 10\% Resistor |
| $\mathrm{R}_{20}$ | 1k 5W Resistor, Dale RH-5 1k |
| $\mathrm{R}_{22}$ | 1k 10 Turn, Linear Taper Pot |

PARTS LIST, THREE PHASE CONTROL SYSTEM (MISC. COMPONENTS)

Quantity
1
2
3
3
1
12
12
1
1

## Description

Cinch-Jones 3-140 Barrier Strip
Cinch-Jones 4-150 Barrier Strip
Wakefield NC 432k Heat Sinks
Marco-Oak VM-308-8 Pilot Lamps
Vernier Dial, Microdial 1370 or equivalent Wakefield 103 Heat Sink Insulators $3 / 8^{\prime \prime} \times 1 / 4$, Tapped 6-32 Spacers for Above BUD CU-622 Chassis
BUD PA- 1138 Panel


Application 12. Three-phase controller $Y$ or $\Delta$.

## APPLICATION 13

## $3 \Phi$ CONTROLLER, SINGLE TRIGAC

| Part Number | Description |
| :---: | :--- |
|  | Mylar Capacitor |
| $\mathrm{C}_{1}$ | $.1 / 100 \mathrm{~V}$ M M M |
| $\mathrm{C}_{2}$ | $.22 / 100 \mathrm{~V}$. Mylar Capacitor |
| $\mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}$ | 1N4004 Diode |
| $\mathrm{I}_{1}$ | FAIRCHILD $\mu \mathrm{A} 742$ "TRIGAC" |
| $\mathrm{R}_{1}, \mathrm{R}_{4}, \mathrm{R}_{5}, \mathrm{R}_{6}$ | $10 \mathrm{k}, 2 \mathrm{~W}, 10 \%$ |
| $\mathrm{R}_{2}, \mathrm{R}_{3}$ | $10 \mathrm{k}, 1 / 4 \mathrm{~W}, 10 \%$ |
| $\mathrm{R}_{7}, \mathrm{R}_{8}, \mathrm{R}_{9}$ | $24 \Omega, 1 / 4 \mathrm{~W}, 10 \%$ |
| $\mathrm{R}_{10}$ | "Set Control", 10k Pot |
| $\mathrm{R}_{11}$ | Hysteresis Control Selected Value |
| $\mathrm{S}_{1}$ | Sensor, Nom, Value $=10 \mathrm{k}$, External |

0


Application 13. Three-phase controller - single TRIGAC.

## V. MISCELLANEOUS

## A. USE OF THE TRIGAC WITH NONRESISTIVE LOADS

A few comments are necessary on use of the TRIGAC with inductive or capacitive loads.

## Capacitive Loads

For capacitive loads with leading current phase angles of more than $10^{\circ}$, the TRIGAC should be operated from a DC supply. (DC supply operation is covered in section IV-D of the Handbook.) Particular care should be taken with loads of this type to prevent destruction of the power thyristor due to excessive di/dt current rise just after turn-ON. This factor may dictate the use of two SCR power switches (for bidirectional control) or a series saturable reactor to restrict turn-ON current rise.

The limiting factor for the TRIGAC when operating with capacitive loads is whether or not time is available under all operating conditions to charge the storage capacitor, ( $\mathrm{C}_{1}$ in Applications 1, 2, 3, and 4) to its peak voltage. This must be done before the first trigger pulse is required after the line voltage has dropped below +21 volts (during its positive excursion). See also the following note on inductive loads for information on added external components.

## Inductive Loads

Operation of the TRIGAC with inductive loads requires special treatment in two areas: proper limiting of the rate of rise of the power thyristor's $T_{2}-T_{1}$ voltage, and control of the effect that this has on the TRIGAC's synchronizing signal.

When switching a resistive load, the power thyristor experiences a zero crossing transient turn-ON voltage that rises at the rate:

$$
\begin{aligned}
\frac{\mathrm{dv}}{\mathrm{dt}}=(2 \pi \mathrm{~F})\left(\mathrm{V}_{\text {line }}\right) \quad \text { Where } & \frac{\mathrm{dv}}{\mathrm{dt}} \text { is in volts/second } \\
& \mathrm{F} \text { is in line frequency in } \mathrm{Hz} \\
& V_{P_{\text {line }}}=1.41 \mathrm{~V}_{\text {lineeR }} \mathrm{MS}
\end{aligned}
$$

For a $110 \mathrm{VAC}, 60 \mathrm{~Hz}$ supply voltage, a dv/dt value of approximately 0.06 volts/microseconds is produced. However, inductive loads produce transients with much greater rates of rise. Figure A shows typical turn-OFF conditions:

During turn-OFF, the $T_{2}$ voltage of the triac attempts to instantaneously rise to the line voltage as the current waveform crosses zero. A check of Figure A shows that this can coincide with the peak of the applied line voltage. In this situation, the only limitation on the rate of rise of $T_{2}$ is the stray capacitance in the load and in the triac. This rate of rise, which can be higher than 10 or 20 volts/microsecond, is so high that it tends to be coupled internally in the triac in such a way that the unit is continuously held ON. Triac specification sheets generally set the critical value for this internally coupled turn-ON under the heading "dv/dt (commutating)" and include with it a recommended value for an external RC suppression network of the configuration shown in Figure A. Presently available triacs are capable of turning OFF reliably with transients ranging from 2 to 5 volts/microsecond.

The very high dv/dt appearing at the $T_{2}$ terminal is coupled to the TRIGAC via the synchronizing signal resistor, $\mathrm{R}_{1}$. Because this rapid rate of rise may cause malfunction of the TRIGAC's


Fig. A. Turn OFF transient - inductive load.
synchronizing switch, an additional terminal has been supplied for the required suppression. This terminal, the 'sync gate' (pin 9) provides correct operation with most inductive load situations when a $0.1 \mu \mathrm{Fd}, 25$ volt capacitor is connected between it and ground (pin 8). This capacitor may also be useful when very noisy line conditions present unwanted signals at the synchronizing terminal.

## B. A NOTE ABOUT THYRISTOR TYPE STRUCTURES

Since an understanding of thyristor cells is required before the TRIGAC and its associated ciruits can be properly grasped, this brief review is presented. (See Figure B-1)


Fig. B-1. The basic thyristor - integrated circuit cell.

This circuit operates according to the equation:

$$
\mathrm{I}_{\mathrm{ANODE}}=\frac{\mathrm{I}_{\mathrm{CBO}}^{1}}{}+\mathrm{I}_{\mathrm{CBO}_{2}+\alpha \mathrm{I}_{\mathrm{Gate}_{1}}+\alpha_{2} \mathrm{I}_{\mathrm{Gate}_{2}}}^{1-\left(\alpha_{1}+\alpha_{2}\right)}
$$

(where gate currents in the direction of the arrows are positive)
The relationship between $\alpha_{1}, \alpha_{2}$ and the respective collector currents can be illustrated by a graph of the type shown in Figure B-2.


Fig. B-2.

As current of the sense shown by the arrows applied to either gate ( ${ }^{1} \mathrm{G}_{1}$ or ${ }^{1} \mathrm{G}_{2}$ ) increases, the collector current for both transistors rises until the term ( $\mathrm{I}_{1}+{ }^{\mathrm{I}} \mathrm{G}_{2}$ ) approaches 1 . At this time the right hand side of equation (1) rises rapidly and anode current is limited mainly by external circuit resistance.

A better 'feel' for these events can be had from inspection of the circuit:

1. Assume that there is no connection to Gate2, that the anode terminal of the transistor pair is blocking a positive voltage, and that a current in the direction of the arrow is slowly applied to the Gate 1 terminal.
2. As this gate current is increased from zero, transistor $\mathrm{Q}_{2}$ will be gradually turned ON . However, since there is no connection to Gate2, $\mathrm{Q}_{2}$ 's collector current also serves as the base current for $\mathrm{Q}_{1}$.
3. This results in the slow turn $O N$ of $Q_{1}$. Now the base drive for $\mathrm{Q}_{2}$ has two sources: The original gate drive and $Q_{1}$ 's collector current.
4. The additional increment of $\mathrm{Q}_{2}$ base current due to the $\mathrm{Q}_{1}$ collector current, causes $\mathrm{Q}_{2}$ to turn even further on, and results in a stronger base drive for $\mathbf{Q}_{1}$.
5. A rapid escalation of the two base-collector current drives both transistors into virtual saturation, and the voltage at the anode collapses.
For most practical purposes, the anode-cathode circuit has transformed from a condition analogous to an open switch to a low impedance "closed circuit".

The overall transfer characteristic of the circuit is represented in Figure B-3.

Note that if gate drive to the circuit is removed after turn-ON, the thyristor will continue to conduct. However, if anode current is subsequently lowered to a value below that required to hold both transistors in 'latch', then the unit will return to its OFF or open circuit condition. This current is identified as I HO on the transfer characteristic.


Fig. B-3. Thyristor transfer characteristic.


Fig. B-4. ON condition equivalent circuit.

For the time proportioning mode of operation, a switch with an accurately controlled turn-ON voltage is required*. This is represented in the thyristor-two transistor analogy by adding a zener diode to the Gate2 terminal. (See Figure B-5)


Fig. B- 5 .

Current through the zener will now be equivalent to applied drive to Gate2. The thyristor will then turn ON whenever its anode voltage exceeds the $\mathrm{Q}_{1} \mathrm{~V}_{\mathrm{BE}}$ voltage plus the breakover voltage of the zener. Since both of these voltages are predictable and repeatable under normal circuit operating conditions, the thyristor-zener serves as a stable threshold switch.

[^2]
## C. FULL WAVE OUTPUT POWER SWITCHES FOR USE WITH THE TRIGAC

All of the switches shown below will produce reliable ON - OFF full wave zero control when used together with the TRIGAC output (pin 11) pulse.


Two of the circuits listed rely on the 'third quadrant' operation of SCR's as remote-based PNP high voltage transistors. For a more detailed treatment of this technique, request FAIRCHILD Application Brief 114 - 'A New Gate Drive System for Bidirectional SCR Circuits'.

## FAIRCHILD SALES OFFICES

## HUNTSVILLE, ALABAMA

2109 W. Clinton Bldg. 35805
Suite 420
Tel: 205-536-4428
TWX: 810-726-2217
PHOENIX, ARIZONA
301 West Indian School Rd. 85013
Suite 103
Tel: 602-264-4948
TWX: 910-951-1544
LOS ALTOS, CALIFORNIA
Village Corner, Suite L
El Camino and San Antonio Rds. 94022
Tel: 415-941-3150
TWX: 910-370-7952
LOS ANGELES, CALIFORNIA
6922 Hollywood Blvd. 90028
Suite 818
Tel: 213-466-8393
TWX: 910-321-3009
DENVER, COLORADO
2765 South Colorado Blvd. 80223
Suite 204
Tel: 303-757-7163
TWX: 910-935-0706
FT. LAUDERDALE, FLORIDA
3440 N.E. 12 th Ave., Rm. 233308
Tel: 305-566-7414
TWX: 510.955.9840

## ORLANDO, FLORIDA

7040 Lake Ellenor Dr., Rm. 13032809
Tel: 305-855-8012
TWX: 810-850-0152

## ATLANTA, GEORGIA

1800 Peachtree Center Building
230 Peachtree Street N.W.
Tel: 404-688-5071
TWX: 810-850-0152

ELMWOOD PARK, ILLINOIS
7310 West North Avenue 60635
Tel: 312-456-4200
TWX: 910-255-2064
BLADENSBURG, MARYLAND
5809 Annapolis Road, Suite 408
Bladensburg, Md. 20710
Tel: 301-779-0954
TWX: 710-826-9654

## BOSTON, MASSACHUSETTS

167 Worcester Street
Wellesley Hills, Mass. 02181
Tel: 617-237-3400
TWX: 710-348-0424
DETROIT, MICHIGAN
24755 Five Mile Rd. 48239
Tel: 313-537-9520
TWX: 810-221-6936
MINNEAPOLIS, MINNESOTA
4901 W. 77th Street 55435
Room 104
Tel: 612-920-1030
TWX: 910-576-2944
ALBUQUERQUE, NEW MEXICO
Suite 1216
First National Bank, Bldg. E
5301 Central N.E.
Albuquerque, N.M. 87108
Tel: 505-265-5601
TWX: 910-989-1186
JERICHO, L. I., NEW YORK
50 Jericho Turnpike 11753
Tel: 516-334-8500
TWX: 510-222-4450
POUGHKEEPSIE, NEW YORK
44 Haight Avenue 12603
Tel: 914-454-7320
TWX: 510-248-0030

SYRACUSE, NEW YORK
333 E. Onondaga Street
Syracuse, N.Y. 13202
Tel: 315-472-3391
TWX: 710-541-0499
DAYTON, OHIO
5055 North Main Street 45415
Suite 290
Tel: 513-278-8278
TWX: 810-459-1803
JENKINTOWN, PENNSYLVANIA
100 Old York Road 19046
Tel: 215-886-6623
TWX: 510-665-1654
DALLAS, TEXAS
10210 Monroe, Suite 10275220
Tel: 214-352-9523
TWX: 910-861-4512
SEATTLE, WASHINGTON
700 108th Avenue Northeast
Suite 211
Bellevue, Washington 98004
Tel: 206-454-4946
TWX: 910-443-2318
ONTARIO OFFICE
P.O. Box 160

1040 Martin Grove Road
Rexdale, Ontario, Canada
Tel: 416.248-0285
TWX: 610-492-2700
QUEBEC OFFICE
1385 Mazurette Street
Sulte 3
Montreal 355, Quebec, Canada
Tel: 514-382-2552
TWX: 610-492.2700

## STOCKING DISTRIBUTORS

## ALABAMA

SCHWEBER ELECTRONICS
2109 West Clinton Avenue Huntsville, Alabama 35805
Tel: 205-539-2756

## ARIZONA

HYER ELECTRONICS COMPANY
3300 S. Mill Avenue
Tempe, Arizona 85281
Tel: 602-967.8786 TWX: 910-950-4691
HAMILTON ELECTRO OF ARIZONA
1741 N. 28th Street
Phoenix, Arizona 85009
Tel: 602.272.2601 TWX: 910.951-4263

## CALIFORNIA

AVNET ELECTRONICS
10916 Washington Blvd.
Culver City, California 90230
Tel: 213-870.6141 TWX: 910-340-6753
HAMILTON ELECTRO SALES
10912 West Washington Blvd.
Culver City, Callfornia 90230
Tel: 213-870-7171 TWX: 910-340-6364
HAMILTON ELECTRO SALES - NORTH
340 Middlefield Road
Mountain View, California 94040
Tel: 415.961-7000 TWX: 910-379.6471 hAMILTON ELECTRO OF SAN DIEGO 5567 Kearny Villa Road
San Diego, California 92123
Tel: 714-279-2421 TWX: 910-335-1234
G. S. MARSHALL COMPANY

9674 Telstar Avenue
El Monte, Californis 91731
Tel: 213-579-1500 TWX: 910-587-1565
G. S. MARSHALL COMPANY

7990 Engineer Road
San Diego, California 92111
Tel: 714-278-6350 TWX: 910-588-3265
G. S. MARSHALL COMPANY

732 N. Pastoria Avenue
Sunnyvale, California 94086
Tel:415-732-1100 TWX:910.588-3265

## COLORADO

hamilton electro sales
1400 W. 46 th Avenue
Denver, Colorado 80216
Tel: 303.433-8551 TWX: 910-931-0580 HYER ELECTRONICS COMPANY
8101 East Prentice
Englewood, Colorado 80110
Tel: 303-771-5285 TWX:910.935-0706

## CONNECTICUT

CRAMER ELECTRONICS, INC. 35 Dodge Ave.
North Haven, Connecticut 06473
Tel; 203-239-5641

## FLORIDA

POWELL FLORIDA
2049 W. Central Blvd. (P.O. Box 5604)
Orlando, Florida 32805
Tel: 305-423-8586 TWX: 810-850-0155 CRAMER FLORIDA, INC,
4141 N.E. Sixth Avenue
Fort Lauderdale, Florida 33308
Tel: 305.566-7511 TWX: 510.955.9846 HALL MARK ELECTRONICS
7233 take Elenor Drive
Orlando, Florida 32809
Tel: 305.855 .4020 TWX: 810.850-0183 SCHWEBER ELECTRONICS
3444 5th Avenue, North
St. Petersburg. Florida 33713
Tel: 813-894-1806

## SCHWEBER ELECTRONICS

2830 North 28th Terrace Hollywood, Florida 33020
Tel: 305-927-0511

## GEORGIA

CRAMER ELECTRONICS, INC.
3130 N.E. Marjan Drive
Atlanta, Georgia 30340
Tel: 404-451-5421

## ILLINOIS

PACE/AVNET ELECTRONICS 3901 Pace Court
Schiller Park, Illinois 60176 Tel: 312-678-6310 TWX: 910-227-3565 SEMICONDUCTOR SPECIALISTS, INC.
P.O. Box 66125 (mailing address)

0 'Hare International Airporf
Chicago, Illinois 60666
195 Spangler Avenue
Elmhurst Industrial Park, Illinois Tel: 312-279-1000 TWX: 910-254-0169

## KANSAS

AVNET ELECTRONICS
7301 Mission Rd., Room 320
Prairie Village, Kansas 66208
Tel: 913 -362-3250 TWX: 42-62.17

## MARYLAND

HAMILTON ELECTRO SALES
8809 Satyr Hill Road
Baltimore, Maryland 21234
Tel: 301-668-4900 TWX: 710-862-0874
SCHWEBER ELECTRONICS
5640 Fisher Lane
Rockville, Maryland 20852
Tel: 307-427-4977
CRAMER/WASHINGTON
692 Lofstrand Lane
Rockville, Maryland 20850
Tel: 301-424-2700

## MASSACHUSETTS

CRAMER ELECTRONICS, INC.
320 Needham Street
Newton, Massachusetts 02164
Tel: 617-969-7700 TELEX: 922-486
SCHLEY ELECTRONICS CORP.
36 Arlington Street
Watertown, Massachusetts 02172
Tel: 617-926-0235 TWX: 710-327-1179
SCHWEBER ELECTRONICS
213 Third Avenue
Waltham, Massachusetts 02154
Tel: 617-891-8484

## MICHIGAN

SEMICONDUCTOR SPECIALISTS, INC.
25127 W. Six Mile Road
Detroit, Michigan 48240
Tel: 313-255-0300 TWX: 910.576-2959
SHERIDAN SALES CO.
P. 0 . Box 128 (maling address)

Lathrop Village, Michigan 48075
25625 Southfield Road
Room 101
Southfield, Michigan 48075
Tet: 313-358-3333 TWX: 810-461-2670

## MINNESOTA

AVNET ELECTRONICS OF MINNESOTA
4940 Viking Drive, Suite 208
Minneapolis, Minnesota 55424
Tel: 612-920-5866 TWX: 29.52.50 SEMICONDUCTOR SPECIALISTS, INC. 7742 Morgan Avenue South
Minneapolis, Minnesota 55423
Tel: 612-866-3434 TWX:910-576-2959

## MISSOURI

HAMILTON ELECTRO SALES
400 Brookes Lane
(P.O. Box 387)

Hazlewood, Missouri 63402
Tel: 314-731-1144 TWX:910-762-0627
SEMICONDUCTOR SPECIALISTS, INC.
10062 Natural Bridge
St. Louis, Missouri 63134
Tel: 314-423-6500

## NEW JERSEY

HAMILTON ELECTRO SALES
1608 Mariton Pike, Route 70
Cherry Hill, New Jersey 08034
Tel: 609-662.9337 TwK: 710.892.1204
SCHLEY ELECTRONICS, CORP.
\#5 Industrial Drive
Rutherford, New Jersey 07070
Tel: 201-935.2120

## NEW MEXICO

HYER ELECTRONICS CO.
130 Alvarado Dr. N.E.
Albuquerque, New Mexico 87108
Tel: 505-265.5767 TWX: 910.989-1679

## NEW YORK

CRAMER ELECTRONICS
3259 Winton Road S.
Rochester, N.Y. 14623
Tel: 716-275-0300
CRAMER ELECTRONICS, INC.
Pickard Bidg., East Malloy Road
Syracuse, New York 13211
Tel: 315-455-6641
HAMILTON ELECTRO SALES
1505 Cleveland Drive
Buffalo, New York 14225
Tel: 716-633-9110 TWX: 710-523-1860 SUMMIT DISTRIBUTORS, INC.

## 916 Main Street

Buffalo, New York 14202
Tet: 716-884-3450 TWX: 710.522-1692
HAMILTON ELECTRO SALES
222 Boss Road
Syracuse, New York 13211
Tel: 315-437-2641 TWX: 710.541-0558
SCHWEBER ELECTRONICS
Jericho Tumpike
Westbury, Long Island,
New York 11590
Tel: 516-334-7474 TWX: 510-222-3660
TAYLOR ELECTRONIC CORPORATION
2270 Grand Avenue
Baldwin, Long Island, New York 11511 Tel: 516-223-8000 TWX: 510-225-7509

## NORTH CAROLINA

HAMILTON ELECTRO SALES
1023 E. Wendover Avenue
Greensboro, North Carolina 27405
Tel: 919-275-9969 TWX:510.925-1185

## OHIO

SCHWEBER ELECTRONICS
20950 Center Ridge Road
Cleveland, Ohio 44116
Tel: 216-333-7020
SHERIDAN SALES CO.
P.O. Box 37646 (mailing address)

Cincinnati, Ohio 45237
(Shipping Address)
10 Knollcrest Drive
Reading, Ohio 45237
Tel: 513-761-5432 TWX: 810-461-2670

## OREGON

HAMILTON ELECTRO SALES
2322 N.E. 82 nd Avenue
Portland, Oregon 97220
Tel: 503-255-8550

## PENNSYLVANIA

POWELL ELECTRONICS, INC.
(Box 8765)
Island Road \& Enterprise Avenue
Philladelphia, Pennsylvania 19101
Tel: 215-724-1900 TWX: 710-670-8836

## TENNESSEE

POWELL ELECTRONICS, INC.
P.O. Box 488

Huntsville Highway
Jenkins Drive
Fayetteville, Tennessee 37334
Tel: 615-433-5737 TWX: 810.380.3890

## TEXAS

ARCO ELEGIRONICS INC.
P. 0 . Box 34772

4241 Sigma Road
Dallas, Texas 75234
Tel: 214-239-9123 TWX: 910-890-5115
HAMILTON ELECTRO SALES
1216 West Clay
Houston, Texas 77019
Tel: 713-526-4661 TWX: 910-881-3721
NORVELL ELECTRONICS, INC.
(P.O. Box 20279)

10210 Monroe Drive
Dallas, Texas 75220
Tel: 214-357.6451 TWX: 910.861-4512
NORVELL ELECTRONICS, INC.
6440 Hillcroft Avenue
Houston, Texas 77036
Tel: 713-774-2568 TWX: 910-861-2560

## UTAH

HYER ELECTRONICS CO.
1425 S. Second St. W.
Salt Lake City, Utah 84115
Tel: 801-4873681 TWX:910-925-5958

## WASHINGTON

HAMILTON ELECTRO SALES
2320 6th Avenue
(P.0. Box 9252)

Seattle, Washington 98121
Tel: 206-624-5930 TWX: 910-444-2298
KIERULFF ELECTRONICS
5940 Sixth Avenue S.
Seattle, Washington 98108
Tel: 206-763-1550 TWX: 910-444-2034

## CANADA

AVNET ELECTRONICS OF CANADA, LTD.
87 Wingold Avenue
Toronto 19, Ontario, Canada
Tel: 416-789-1838 Telex: 022-9195
AVNET ELECTRONICS OF CANADA, LTD.
1550 Louvain Street West
Montreal 11, Quebec, Canada
Tel: 514-381-9127 Telex: 012.0678
RA.E INDUSTRIAL ELECTRONICS, LTD.
1350 East 4th Avenue
Vancouver 12, British Columbia, Canada Tel: 604-253-8494 TELEX: 04-50545
SCHWEBER ELECTRONICS
60 Pleasant Bivd.
Suite D, East Tower
Toronto, Canada
Tel: 416-925-2471


Silicon Valley




[^0]:    *At operating temperatures above $+100^{\circ} \mathrm{C}$, device must be heat sunk.

[^1]:    ${ }^{*}$ See Application 3.

[^2]:    *For a detailed discussion of the time proportioning function see Application 3.

