Mentor Grophics and Gould AMI Derign Manual

TABLE OF CONTENTS

			. M		
Section 1		terker or to			
TNTDOD	NICTTON		1 1 1		
INTRUC	DUCTION	N			1-
Section 2					
GATE A	RRAY DESIGN STREAM		· · · ·		2-
27.	1 How a Gate Array is Designed Schematic Capture Simulation Package Assignment Physical Layout Back Annotation and Simulati Test Vector Generation 2 GATE STATION Support of Gate Design Stream A (Schematic I Design Stream B (Validated N Design Stream C (Date Base I	on			2-3 2-3 2-3
	GRAPHICS TOOLS FOR GATE ARRAY		ća 7 .,	Ì.,	3-1
3.1	Design stream descriptions Directory Structure	· · · · · · · · · · · · · · · · · · ·			3-1 3-8
Section 4	*				
			2		1 12
DESIGN	METHODOLOGY				4-1
4.1	Schematic Capture About the symbols Software Macros NETED Features for Gate Array Defining the I/O's on the Chi	y Design			4-1 4-3 4-3
4.2	Defining Critical Nets Creating a Root Symbol Simulation How to Design for Useful Simu The Different Conditions for				4-5 4-6 4-7 4-8

TABLE OF CONTENTS [continued]

Section	4	DESIG	ON ME	THOD	OLO	GY	[co	nt	i n	ue	d]																
	4.4	Packa Phys How (ical CADIS lacem outin Anno	t Located ng to the company of the c	badi the the the niti out Work Usi sing	ng Pel Del Del on s	De ay ay ay . CA ADI	De B B B C C DI GR	y las as as GR AP	y ed ed AP H	. 000 H .		Te Vo Pr	mp lt	er ag	at less		e									4- 4- 4- 4- 4- 4- 4- 4- 4- 4-	+-8 -10
Section	5																											
DATA	A TRA	ANSFE	R.							·									٠				٠		×	·	. !	5-1
	5.2	Desi	INSTÄ smitt gn St gn St gn St	LL_ding read read read	CSR Dat m A m B m C	Sa											*									•		5-1 5-2 5-3 5-4 5-6
Section MAG			, i				(*)				*	•	•		,	į		-	i i			•				•		6-:
	6.2	What What How	Come	s w	ith	MA	GIC	_							,	٠			*				8		•	*		6-
Section	7																											
APPI	ENDI	CES			٠			٠	٠	٠				٠	٠	*	*	٠	٠	٠	٠	٠	×	18	•	*	٠	7–
	7.1	Tech	nolog	gies	Su	рро	rte	ed	by	, t	ch i	is	D	es	ig	n I	Ki:	t	2-	4-	85		,		٠	,	,	7-

TABLE OF CONTENTS [continued]

Section	7	APPENDICES	[continued]																			
	7.2	Packages Supp	orted 2-4-	85	,																	7-1
	7.3	AMI ADD DELAT	Users Man	ual		.0															¥	7_9
		TIALLYODOC LTOM							100													7-3
		LOMINTING LUE L	RUGRAM																			7 0
		THE DELAY EQU	JATION AND	TTS	PA	RA	ME	ŤE	Ro		•	•		•	5	•	•	•	Ť	ň	•	7 6
		Parameter	s From the	De	eic	חי	E	10	_, , _	,		*	•	٠	*	•	٠	•	٠		•	7-0
		Parameter	s From the	To	ohe	111		1 6	·_:	i.	٠		٠	•		•	٠			14	•	(-6
		NET NAMES AND	s From the	ı e	em	101	OC	у	ы	16	2		•	٠	•	80	٠	•	•	1.7	10	7-7
		THE THINKS THE	CIVITATION							1.2	1,120	12		123								/_0
		. Excernal	Synonym Fi	l e				100														7-0
		O' non ying	III OHE DES	QII	Γ	16	;	127	120		7/2										7	-10
		LATOUT DELAT								75	15										7	-10
		The Capac	Toance File	2				40	120	720	727	120									7	-10
		The DDF F	ile		520	1921	127	120	050		53	200			•	•	•	•	•	•	7	10
		PTIMT I VITUINO																			7	-10
	7.4	Designing for	Testabilit		٠	*	•	•	•	•	٠		٠	•	٠	•	•	•			1	-10
	2 2 3		1030401111	u y																	1	-12

LIST OF FIGURES

2-1.	CATE ARRAY DESIGN FLOW	2-2
2-2	Mentor Design Stream Support	2-5
9 1	Cohamatia Cantura	3-3
3-2.	Schematic Capture. Simulation and Package Constraints	0-0
3-3.		3-8
3-4.	Directory Structure	0-3
3-5.	GOULD AMI Directory Structure	3-13
4-1.	Example Package Symbol	+-14
6-1.	AGIC	6-1
6-2.	The Shifter	0-2
6-3.	Data Select	0-3
6-4.	Root Symbol	6-4

INTRODUCTION

This manual provides a tutorial for designing GOULD AMI gate arrays using the Mentor Graphics engineering work station. The work station offers different levels of support in the gate array design cycle, allowing you to choose the amount of control that you have over your design. This manual addresses every level of support from schematic capture through physical layout of the design.

This manual explains the design cycle and the various Mentor Graphics tools which are used to complete a design. This manual also explains how you may alter the design stream and tailor it to your needs. An example circuit serves to demonstrate the design stream.

This manual does not describe all of the capabilities of the Mentor Graphics tools such as NETED, SYMED, etc. Some familiarity with these applications is assumed. Separate reference manuals for each of these tools are available. This manual will refer you to pertinent manuals during the course of the design cycle explanation. The final section of this manual lists the reference manuals that are useful for learning more about the design tools. It is suggested that you take the Mentor Graphics IDEA STATION course before using the GOULD AMI design package.

The first 5 sections describe the design cycle and the tools that are used for the design. Section 6 shows you how to run MAGIC and gives the results from each design step for comparison.

2. GATE ARRAY DESIGN STREAM

2.1 How a Gate Array is Designed

The process of designing a gate array can be broken into 6 basic steps -

- 1. Schematic Capture
- 2. Simulation
- 3. Package assignment
- 4. Physical layout
- 5. Back annotation and resimulation
- Test vector generation

The flowchart in figure 2-1 shows how these steps fit together and the data generated at each step.

2.1.1 Schematic Capture

The first step in the design cycle is to define the gate array logic. This is done by selecting the symbols representing the logical functions available in the GOULD AMI gate array family and then connecting the pins together with nets. The symbols contain the information necessary to drive simulation and physical layout. To facilitate the testing and debugging of logic, the design is usually implemented in a hierarchical manner.

2.1.2 Simulation

Simulation uses the connectivity data generated from the schematics entered in step 1 to model the behavior of the design. Simulation includes timing information as well as the functional logical simulation. Simulation recognizes the delay time required for changing the states of the output pins on each macro, and uses this information to model the behavior of the circuit. Delay time includes the internal gate delay and the delay due to the capacitive loading of gate inputs and predicted wiring. The delay of a signal also varies with voltage, temperature and fabrication process. These factors can be controlled when running the simulation.




Figure 2-1. GATE ARRAY DESIGN FLOW

2.1.3 Package Assignment

There are a large number of package types that can be used for implementing a gate array. The type of package that you choose depends on the number of output pins on the circuit and the conditions under which the gate array must function. The uncommitted gate array (the gate array before any logic has been assigned) has a fixed number of locations for input and output signals to the chip. Not every location is acceptable for any given design. When a subset of the I/O locations are used, there are very specific rules

concerning the use of the locations. The package definition step guides you through the choice of the I/O locations. These assignments must be made before physical layout, because these decisions affect how the signal paths will be routed to the I/O locations.

2.1.4 Physical Layout

The physical layout step uses the connectivity and package assignment information to implement the design. Starting with an uncommitted chip, the GOULD AMI macros used in the design are optimally placed. Placement defines the functions of transistors on the array by 'placing' predefined patterns of connectivity over the transistors. These patterns of connectivity are called macros and are used to create a variety of logical functions, ranging from inverters to flip-flops and multiplexers. When the transistors have been programmed into a logical function, signal routing is added to connect the logical functions. Both placement and routing can be performed automatically or through interactive graphics.

2.1.5 Back Annotation and Simulation

Once the physical implementation of the design has been determined, a more accurate model of signal delays can be generated. The length of all signal wires is known and the capacitive load of each net can be calculated. Back annotation extracts the capacitance values and updates the simulation data to include these delays. Simulation can now be run with a higher confidence since the true delays are being modeled.

2.1.6 Test Vector Generation

It is necessary to provide a set of input stimuli to test the circuit when it has been produced. These patterns are generated from simulation values, but are formatted to create the commands for the chip test hardware.

2.2 GATE STATION Support of Gate Array Design

GATE STATION can support the entire gate array design process described above. It is also possible to use a subset of GATE STATION and the GOULD AMI libraries to support different levels of the design process. The following list shows the 3 levels of support that are offered:

- o Schematic Capture Design Stream A (Schematic Interface)
- o Schematic Capture, Simulation and Back Annotation Design Stream B (Validated Netlist Interface)
- o Schematic Capture, Simulation, Physical Layout and Back Annotation Design Stream C (Data Base Interface)

Figure 2.2 shows the the grouping of the design flow into design stream support.

2.2.1 Design Stream A (Schematic Interface)

This is the minimum level of support. GOULD AMI provides the symbol library for schematic capture. The library does not support simulation or layout. The Mentor Graphics CAPTURE STATION is the minimum configuration to support this type of design. You would give GOULD AMI a netlist built from the schematic describing the connectivity of the circuit. GOULD AMI would perform the simulation and layout at the factory. Design stream A is highlighted in Figure 2-2.

2.2.2 Design Stream B (Validated Netlist Interface)

This stream provides extensive simulation capability in addition to schematic capture. The Mentor Graphics IDEA STATION supports this design stream. GOULD AMI provides a logic library which contains symbols with functional and timing simulation data. You receive data that allows you to test the signal delays based on a variety of different parameters. The signal delays for a design can vary with operating temperature and voltage, fabrication process, and capacitive loading on the signal driver. The capacitive loading is broken into the fanout loading due to input gates and predicted wiring in the net. The GOULD AMI library contains the data necessary to simulate these conditions. The signal delays are automatically calculated when any of these parameters are changed and the simulation files updated.

In addition to simulation, package definition capability is offered. Package definition is a series of programs that help you create a correct bonding diagram based on the package type that you have selected. The bonding diagram is the guide for GOULD AMI that shows the connections between the pads on the chip and the pins on the package. You may, for example, use only a subset of the possible I/O pads on the uncommitted chip. Package definition will ensure that you use the appropriate locations on the chip for this subset to create the correct bonding diagram. This information is used in the layout of the design.

After you are satisfied with the design, it is sent to GOULD AMI for layout. When they complete the layout, a capacitance file is generated and sent back for resimulation. The capacitance values are converted into delay values on your system and the resimulation is performed with these accurate delay values.




Figure 2-2. Mentor Design Stream Support

You would return to GOULD AMI a netlist for the physical layout and a set of test patterns for testing the final chip. Design stream B is highlighted in Figure 2-2.

2.2.3 Design Stream C (Date Base Interface)

Design stream C offers all the capability of B plus physical layout. The Mentor Graphics GATE STATION supports this design stream. In addition to the simulation data, you receive the physical data describing the uncommitted chip and the macros. When the layout is complete you can back-annotate the true net delays due to wire length for resimulation.

The test vectors, netlist, and physical layout data are returned to GOULD AMI and the circuit would be ready for fabrication. This design stream gives you complete control over the design process. Stream C is highlighted in Figure 2-2.

3. MENTOR GRAPHICS TOOLS FOR GATE ARRAY DESIGN

Section 2 discussed gate array design and how the design is supported. Section 3.1 provides more detail about the data and programs you will need at each design stream level. Section 3.2 is a description of the directory organization for the GOULD AMI design package.

While this section describes all the data and programs that you will need, it does not describe how to run the programs. Section 4 addresses design methodology and section 7 lists relevant reference manuals.

3.1 Design stream descriptions

The GOULD AMI design includes data, programs and documentation. The amount of information you receive will vary depending on the level of design support that you choose. This data will be used as input to the Mentor Graphics tools. You will send back to GOULD AMI the data necessary to complete the design. The steps performed at GOULD AMI to complete the design will vary depending on the design stream option that you use. The following lists describe each design stream in detail.

<u>DESIGN STREAM A - SCHEMATIC CAPTURE</u> (Schematic Interface)

WHAT GOULD AMI SENDS TO YOU

- Parts library containing a symbol for each macro. The symbols do not have sheets associated with them for simulation, but the symbols will contain the following properties for netlist generation:
 - COMP name corresponding to the macro names in the GOULD AMI library
 - b. PIN name corresponding to the pin names in the GOULD AMI library
- 2. The BOLT netlist generator to generate the netlist for simulation and layout at GOULD AMI.

MENTOR GRAPHICS TOOLS YOU WILL NEED

1. NETED for schematic capture

- 2. SYMED for hierarchical design
- EXPAND for creating the flattened design to generate the netlist

WHAT YOU WILL SEND TO GOULD AMI

- 1. BOLT netlist containing all the connectivity data for the design.
- 2. Logic simulation table of stimuli and reponses
- Package data
- 4. Device Specification

WHAT STEPS ARE PERFORMED AT GOULD AMI

- 1. Simulate the design
- Determine and specify layout constraints (I/O preplacement, critical nets)
- Perform physical layout
- 4. Re-simulate using physical layout results for calculating delays
- 5. Determine test vectors




Figure 3-1. Schematic Capture

DESIGN STREAM B - SCHEMATIC CAPTURE AND SIMULATION (Validated Netlist Interface)

WHAT GOULD AMI SENDS TO YOU

- 1. All the data needed for Design Stream A
- 2. Sheets describing the functional simulation for each macro
- 3. Timing information for each macro
- 4. Technology file describing the timing information for
 - a. different operating temperatures
 - b. different operating voltages
 - c. process variation
 - d. predicted wiring delays based on fanout
- 5. AMI_ADD_DELAY program for modifying the simulation timing based on the factors specified in the technology file and GOULD AMI delay equations
- Package Definition program for specifying the gate array packaging arrangement
- Description of each package configuration for use in package definition

MENTOR GRAPHICS TOOLS YOU WILL NEED

- 1. NETED for schematic capture
- 2. SYMED for doing hierarchical design
- 3. EXPAND for creating the flattened design to generate the netlist
- 4. SIM for simulation

WHAT YOU WILL SEND TO GOULD AMI

- BOLT netlist
- 2. Test vectors
- I/O placement for the selected package type
- 4. Device specifications

WHAT STEPS ARE PERFORMED AT GOULD AMI

- 1. Perform physical layout
- 2. Generate the capacitance file from the layout




Figure 3-2. Schematic Capture, Simulation and Package Constraints

<u>DESIGN STREAM C - SCHEMATIC CAPTURE, SIMULATION, BACK ANNOTATION AND PHYSICAL LAYOUT</u> (Data Base Interface)

WHAT GOULD AMI SENDS TO YOU

- 1. All the data and programs in design streams A and B
- 2. Data bases for physical layout

MENTOR GRAPHICS TOOLS YOU WILL NEED

- 1. NETED for schematic capture
- 2. SYMED for hierarchical design
- 3. EXPAND for creating the flattened design to generate the netlist
- 4. SIM for simulation
 - 5. CADISYS for doing physical layout

WHAT YOU WILL SEND TO GOULD AMI

- BOLT netlist
- Test vectors
- DDF file describing the macro placements and routing data
- 4. Device specification

WHAT STEPS ARE PERFORMED AT GOULD AMI

Build the chip




Figure 3-3

3.2 Directory Structure

Understanding the directory structure of the GOULD AMI design kit is valuable for doing designs. The naming conventions for the directory structure will be used to describe program execution.

The directory structure is designed to be flexible enough to contain new technologies as they become available and to be expandable as new capabilities are added to the kit. It is also designed to be modular to allow you to delete portions as they become outdated.




Figure 3-4. Directory Structure

Generic names are used to explain the directory structure. A final diagram will contain the specific GOULD AMI names. In these examples, a simple naming convention is used for directory names: a capitalized name is the name you would see if you looked into the directory. A lower case name in the example will be replaced by a more descriptive name in the actual design kit.

Level 1

o ~AMI

As figure 3-4 shows, the vendor name appears at the top level. In this case it is AMI. This normally resides in the LOCAL_USER directory with a pointer to this name in the USER directory. In other words a 'user' should be created for this directory. (For more information on the CREATE_USER command, type HELP CREATE_USER or review the IDEA System Manager's Manual chapter 7.) This will allow all users on the network to access this directory with the command WD ~AMI. CREATE_USER is performed automatically with the AMI_INSTALL command described in section 5 of this manual.

Level 2

o ~AMI/DEMO

Under the directory DEMO are the demo circuits for each technology. The actual demo circuit is discussed later in this manual. This directory is for training purposes and can be deleted without affecting designs.

o ~AMI/COM

The COM directory contains the programs and command files for the GOULD AMI design kit. This includes the command files for AMI_ADD_DELAY, AMI_SIMOUT and so on. This directory should be included in your CSR list (command search rules - type HELP CSR in any AEGIS window for additional information). It is also possible include this CSR in your startup file automatically. Section 5 describes this process.

o ~AMI/technology

At the second level you will find the directories containing the different types of technologies. For example, you may have a double-level 2 micron gate array library and a two-level 3 micron standard cell library. There may be other technologies at this level as well. Each of these technology directories contains the data specific to that particular technology. This would include the logic symbols, simulation data and so on.

Level 3

o ~AMI/COM/UTIL

This directory contains specific GOULD AMI programs and utility command files.

o ~AMI/COM/AMI_application

These are the command files for invoking applications with AMI specific start up sequences. These are automatically activated if ~AMI/COM is included in the CSR list.

o ~AMI/technology/CELLS

This directory contains all the symbols for schematic capture. These symbols contain the information used to generate netlists. They also contain the information for running a functional and "baseline" timing simulation. A baseline simulation only takes into account the gate delay in the macro. The information for wiring delay and other operating parameters reside in another location. The symbols can be used to build any size chip in the technology family. The timing parameters will vary based on the size of the uncommitted chip.

o ~AMI/technology/chip

This directory contains all the data specific to a particular uncommitted chip. For example you may have a family of uncommitted chips with gate counts of 1K, 2K, 3K and 4K. Each of these chips would have a separate directory.

Level 4

o ~AMI/technology/CELLS/VERSION

This file contains the version number of this technology and the date the technology was created. This will be used to time stamp your design.

o ~AMI/technology/cells/MENU.application

There may be several menu files for the different application programs. The menus will be invoked at the beginning of the application. These are ASCII files and can be viewed

o ~AMI/technology/CELLS/symbol

These are the individual components for schematic capture.

o ~AMI/technology/chip/CADI.CHP

This is the physical data base describing the uncommitted gate array for this chip size.

o ~AMI/technology/chip/CADI.BLC

This is the physical data base describing the macro library.

o ~AMI/technology/chip/TECHNOLOGY

This is an ASCII file containing the information for running simulations based on chip dependent parameters. Timing, voltage, temperature and fanout parameters are included in this file.

o ~AMI/technology/chip/PACKAGE

This directory contains the sheets for package assignment. Each different package type will be represented by a sheet in this directory

Level 5

o ~AMI/technology/chip/PACKAGE/package

The sheet for the package type to be used in the package definition program. Each package type is created using NETED.

Figure 3-5 shows an example using the names specific to GOULD AMI. In this example the only technology that is represented is the GA_M3D which stands for gate array 3 micron double metal. There are two chip types in the example, the AMI1K and AMI2K.




Figure 3-5. GOULD AMI Directory Structure

4. DESIGN METHODOLOGY

This section provides more detail about the data and programs in your design kit. There are specific features which can simplify gate array design, and these features are highlighted in this section.

4.1 Schematic Capture

4.1.1 About the symbols

For each macro in a technology there is a corresponding symbol. The symbols reside in the 'technology/CELLS' directory. Symbols can be activated for NETED from this directory. A file containing the NETED commands for creating a menu is located in the file 'technology/CELLS/MENU.NETED'. When this file is executed in NETED, a menu will appear under the COMPONENT LIBRARIES menu allowing you to activate the GOULD AMI components for instantiation in NETED.

The symbol contains information for the programs that access the DESIGN.EREL file. This information is stored in the properties on the symbol. The following list shows each property name and a brief description of its function. When possible, a reference indicates where you can find more information about the property.

You should not use these properties in higher level symbols. This will cause a conflict with some of the design kit programs because they assume that these properties are associated with symbols representing macros.

o COMP

This is the name of the macro in the physical data base that corresponds to this symbol. This is the property that links each logical symbol with its physical description in the physical data bases. When the design is expanded for layout it is expanded to the COMP level. For this reason it is important that the COMP property is not used on higher level symbols in the design. The physical layout programs expect to find a macro matching the COMP name.

KRISE and KFALL

These are factors used by ADD_DELAY for converting the loading capacitance into delay times. These properties are attached to the output pins of every symbol. For more information about this property, see the ADD_DELAY documentation at the end of this manual.

o LOAD

This property is used by ADD_DELAY to compute the new delay due to fanout. LOAD is attached to every input pin and represents the capacitive loading added to the net by the pin. More information about LOAD can be found in the ADD_DELAY documentation at the end of this manual.

o MODEL

The model name indicates to the SIM program which simulator primitive should be used for a given symbol. This property appears only on a primitive symbol or a symbol that uses a behavior language model. The SIM section of the <u>IDEA SYSTEM REFERENCE MANUAL</u> contains more information on this property.

o PHY PIN

This property is attached to a pin and its value indicates the name of the pin on the physical macro. This property links the pins on the symbol to the pins of the macro in the physical data bases. If this property is not attached to a pin, the PIN property is used to generate the pin name for the physical layout netlist.

o PIN

This is the pin name. More information on the PIN property can be found in the SIM section of the <u>IDEA SYSTEM REFERENCE MANUAL</u>.

o PINTYPE

This property indicates the direction of the pin to the simulator. More information on the PINTYPE property appears in the SIM section of the <u>IDEA SYSTEM REFERENCE MANUAL</u>.

o RISE and FALL

These properties are delay times through the macro. If AMI_ADD_DELAY is not run on the design, these are the delay values that will be reflected in the simulation of the circuit. For more information, see the SIM section of the <u>IDEA_SYSTEM_REFERENCE_MANUAL.</u>

o SC IO

This property is attached to the I/O macros of the library. The value of the property indicates the type of I/O macro. PKG_DEF uses

this information to assign I/O macros correctly.

4.1.2 Software Macros

Software macros are created by GOULD AMI to simplify circuit design. These hierarchical macros are represented by a single symbol in the library, but reference the other hardware macros in the library.

Any macro that represents a single physical macro in the GOULD AMI physical data bases is considered a hardware macro. When you use one of these macros you are using a function that is placed on the array as a single entity. This entity ranges from a single inverter to flip flop's and latches. Complete descriptions of all the hardware macros available for design are found in the <u>3µ Single and Double-Metal CMOS Gate Arrays Databook</u>.

Software macros combine these hardware macros on a NETED sheet to specify a logical function. A symbol representing this function is then created and added to the library. When you instantiate this symbol into your design, you are simply adding another level of hierarchy. The functionality of the software macro has been tested at GOULD AMI. The information for layout that is generated from designs using software macros contains the references to the hardware macros in the physical data base. The layout software will optimize the layout of this macro. When back annotation is performed, the correct delay values will be inserted into the DESIGN.EREL file for each instance of a software macro.

You can create a library of software macros. Once you create a circuit that performs the desired function, you create a symbol to represent it. This symbol can then appear in any other design you have that uses the same GOULD AMI library. Software macros generated from the 3μ single level library cannot be used in a 2μ double level design. The simulation and the back annotation program will handle these hierarchical designs correctly so long

you do not use the properties described in section 4.1.1 on your symbol. These properties are reserved for the hardware macros.

4.1.3 NETED Features for Gate Array Design

Three features of NETED facilitate gate array design. The following paragraphs explain these features briefly. More detailed information concerning each of these features can be found in the <u>IDEA SYSTEM USERS MANUAL</u> and <u>IDEA SYSTEM REFERENCE MANUAL</u>.

o Hierarchical design

This is a feature of the entire Mentor Graphics system, but it must be considered when entering the schematic.

Symbols represent circuits. A given symbol may be repeated in your design, or it may be used only once. Representing a circuit with a symbol makes the overall design easier to understand. It is possible to create designs that are several levels deep in symbols, with the lowest level of symbols pointing to components from the GOULD AMI library. You may also mix hierarchical symbols and library components on the same sheet.

Each occurrence of a symbol points to the sheet containing the circuit description, so all occurrences of the symbol specify the same function. The circuit in the symbol can be tested independently of the entire design, making the testing of the design easier.

The important concept to note here is that all the tools in the GOULD AMI design kit will work on these hierarchical designs. You can expand each portion of the design and run AMI_ADD_DELAY on it independently and predict the behavior of the circuit. When EXPAND is run on the entire design the design is flattened into the DESIGN.EREL file, but the hierarchical information is retained. Back annotation works on this file, so all the true delay values will be represented from the physical implementation.

o Busses

By using bus naming conventions and bus rippers you can represent multiple signals compactly on your schematic. This makes the schematic easier to understand and easier to draw. Section 4.4 of the <u>IDEA SYSTEM USERS MANUAL</u> gives a tutorial on creating busses and using bus rippers. The sample circuit MAGIC has some simple examples that illustrate the benefits of using busses.

o FOR Frames

FOR frames allow you to replicate components using a simple expression. You only instantiate the component or group of components only once and include them in a frame. You then give the frame an expression declaring the number of replications. This has the same benefits as the bus structures. Your schematic is easier to read and more compact. Section 4.5 of the <u>IDEA SYSTEM USERS MANUAL</u> gives a tutorial on using FOR frames. FOR frames used in conjunction with busses are shown in MAGIC.

The command:

AMI_NETED circuit

will execute NETED with the GOULD AMI menus included in the component libraries menu.

4.1.4 Defining the I/O's on the Chip

I/O's are the macros that transfer signals between the internal gate array and the outside world. There are special considerations when including these symbols in your schematic.

All the I/O's are prefixed with the letters IB, IO, or OB. The 'I' prefix is for input signals and the 'O' prefix is for output buffers (IOO5 is a bidirectional driver). More information concerning the behavior of all the I/O macros can be found in the Su Single and Double-Metal CMOS Gate Arrays Databook.

It is common practice to assign a net name to the side of the I/O that goes off the chip. This net name is reflected on the root symbol (discussed in section 4.1.6). These net names are normally the pin names for the finished chip. These net names will not appear in the layout because the net names change when they go through the I/O buffer. For ease of use in CADIGRAPH, you should assign an associated net name to the net going to the internal area of the array. As long as this net name is on the top level schematic, the net name will pass into CADISYS unchanged. If the net name is down in the hierarchy of the circuit, a hierarchical name will be assigned to the net. This name is of the form 'instance/instance/assigned net name'.

4.1.5 Defining Critical Nets

Nets can be specified as critical to the layout system. When nets are identified as critical, they are given special consideration in both placement and routing. Macros containing the critical net will be placed closer together and the routing of the critical net is done before other nets. There are some ramifications of making nets critical. It can affect the performance of the placement and routing software. Completion rates may be reduced as accomodations are made for the critical nets. For this reason critical nets should be used with discretion.

To assign a critical net you would perform these steps in NETED :

- 1. Define the owner of the PRIO property: 'OWNER PRIO -NET'
- 2. Select the critical net
- 3. Add the PRIO property to the net: 'ADD PROP PRIO value'

space of a reflection real production of the pro

The PRIO property indicates that this is a critical or priority net. The values for PRIO range from 0 to 16. Zero specifies no priority; 16 is the highest priority. A given priority value is not unique for a design. Several nets can have the same value because it is a weighting factor, not a net identifier.

There are three factors to be considered when assigning critical nets.

- Critical nets should be used sparingly because of the reasons listed above.
- 2. Assigning priority to a large net (greater than 20 pins in the net) may not produce good results. In this case, it may be wise to consider preplacement and prerouting (see section 4.4).
- 3. If a priority value is assigned to a net that is repeated in the hierarchy of the design, every occurrence of that net will have a priority value. For example:
 - a. Net N\$1 is assigned priority 10 in component A
 - b. Component A is instantiated in component B four times
 - c. Component B is instantiated in the top sheet 2 times

There are 8 occurrences of the net with a priority of 10

This does not cause an error, but will affect placement and routing as described in the beginning of this section.

4.1.6 Creating a Root Symbol

It is necessary to create a root symbol for your chip. This provides information to the layout programs and is used when you generate the data to transfer your design back to GOULD AMI.

The symbol can be as simple as a box with a pin and a name for each pin on the chip. In general these pin names correspond to the output net names on the I/O buffers. Each pin on the symbol must have a PINTYPE property. The value of the PINTYPE property can be :

- IN for input signals
- 2. OUT for output signals
- IO for bidirectional signals

If you do not have a PINTYPE property you will not be able to generate correct test vector files. If the PINTYPE property is not one of the 3 listed values you will get incorrect test vector files.

MAGIC demonstrates the correspondence between the root symbol and top level schematic.

4.2 Simulation

When you use the GOULD AMI libraries, SIM and AMI_ADD_DELAY you can achieve three results :

 a functional and timing analysis of the design before any layout has been performed

The symbols contain the necessary information for functional and base line timing simulation. The AMI_ADD_DELAY program in conjunction with the technology data supplied for each array, allows you to vary the operating conditions for the circuit.

2. a timing analysis of the circuit once layout has been performed

The AMI_ADD_DELAY program will read the capacitance values from layout and modify the DESIGN.EREL file so that the simulation reflects these accurate models.

3. test vectors generated from your simulation

You will be able to deliver a set of test vectors to GOULD AMI for testing your circuit once it has been fabricated. GOULD AMI will be able to automatically generate the commands for their test equipment from the test vectors.

4.2.1 How to Design for Useful Simulation

You can increase the testability of your circuit by considering three factors:

- 1. Initialization The ability to set the circuit to a known state at the beginning of the test cycle.
- 2. Controlability The ability to set the internal nodes of the circuit to a given state with external signals.
- Observability The ability to observe at an output pin, the state of an internal node.

More information concerning these concepts can be found in section 6.3 of the <u>Su Single and Double-Metal CMOS Gate Arrays Databook</u>. This section appears as an appendix to this manual.

4.2.2 The Different Conditions for Pre-Layout Simulation

Pre-layout simulation can be performed under 6 conditions and several combinations of these 6 conditions. This is achieved using the AMI_ADD_DELAY program. The appendix of this manual contains the AMI_ADD_DELAY User Manual. This document explains the input data and equations used by the program in some detail.

In this section, the six simulation conditions are described and the setup for each condition is demonstrated.

4.2.2.1 Gate Delay Only

When you run AMI_EXPAND_DESIGN on a design, a new DESIGN.EREL file for SIM is created. The only delay values that are associated with each net are the RISE and FALL delays associated with each macro. If you run SIM at this point you will get the gate delays only.

To run a simulation using only gate delays you perform the following steps:

- 1. AMI EXPAND DESIGN circuit technology this will create the new DESIGN.EREL file for the design, circuit.
- 2. SIM circuit you will now be ready to run the simulator.

The command AMI_EXPAND_DESIGN runs the Mentor Graphics EXPAND program and creates the design file that is expanded to the primitive level. The design file contains the same information as file generated using EXPAND and the SIM SETUP command. AMI_EXPAND_DESIGN will not take over the display when it is executed.

4.2.2.2 Fanout Loading Delay

When you run AMI_ADD_DELAY it normally calculates the delay due to fanout loading and adds this to the total delay for each net. The only exception occurs when you ask for only layout delay (described in section 4.2.2.3). Also, when you run AMI_ADD_DELAY you get the delay from the predicted wiring added to the total delay for the net, unless you specify only fanout delay. The default for AMI_ADD_DELAY adds both the fanout and predicted wiring delays to the DESIGN.EREL file.

To run a simulation using both fanout and layout delays perform the following steps:

- AMI_EXPAND_DESIGN circuit technology— if you have a current DESIGN.EREL file this is not necessary
- 2. AMI_EXPAND_COMP circuit technology- this will create a COMP.EREL file
- AMI_ADD_DELAY circuit technology array this will modify the DESIGN. EREL file to contain the new delay values
- 4. SIM circuit ready for simulation

The AMI_EXPAND_COMP command again runs the Mentor Graphics program EXPAND, but now expands the design to the component level. The values for fanout calculation reside at the component level. Again, you will not see EXPAND take control of the display. This expansion will run faster than AMI_EXPAND_DESIGN because you are not expanding to the primitive level.

The parameters for AMI ADD DELAY are

- 1. circuit the design name
- 2. technology the GOULD AMI technology; GA_M3D, GA_M2D etc.
- 3. array the array that is being used; AMI1K, AMI2K etc.

The technology and array names are described in more detail in section 3.2 of this manual and a list of all possible technology and array combinations is included as an appendix of this manual.

To run a simulation using fanout delay only, perform the following steps :

- 1. AMI_EXPAND_DESIGN circuit technology if you have a current DESIGN.EREL file this is not necessary
- AMI_EXPAND_COMP circuit technology- this is not necessary if you have a current COMP.EREL file
- AMI_ADD_DELAY circuit technology array -FO the format of this command is the same as above, but now the switch -FO indicates that this is fanout only
- 4. SIM circuit ready for simulation

4.2.2.3 Predicted Wiring Delay

As described in section 4.2.2.2, the default for AMI_ADD_DELAY is to calculate and include the predicted wiring delay for simulation. The method for simulating with both fanout and predicted wiring delays appears in section 4.2.2.2.

To run simulation with predicted wiring delay only, perform the following steps:

- AMI EXPAND DESIGN circuit technology if you have a current DESIGN.EREL file this is not necessary
- AMI_EXPAND_COMP circuit technology if you have a current COMP.EREL file this is not necessary
- 3. AMI_ADD_DELAY circuit technology array -LO the switch -LO will update the delay values in the DESIGN.EREL file with predicted layout only
- SIM circuit ready to simulate

The parameters and programs are the same as those described in section 4.2.2.2.

4.2.2.4 Varying the Delay Based on Temperature

The operating temperature of the chip affects its performance. You can simulate thes operating conditions by specifying an operating temperature to AMI_ADD_DELAY. AMI_ADD_DELAY reads the equation describing temperature affects from a file. This file is created for each technology/array combination. From this file a multiplicative factor is generated and used to modify the delay values of the entire array. This process is described in more detail in the AMI_ADD_DELAY_USERS_MANUAL appears as an appendix to this document.

A word of caution - Though the AMI ADD DELAY USERS MANUAL describes the method for building files that contain the coefficients for temperature equations, you should not change these coefficients. The equation they describe was derived from experimental data on test arrays. Changing the equation will decrease the accuracy of the procedure for modeling the behavior of GOULD AMI arrays.

To run a simulation with a specific operating temperature perform the following steps:

- AMI_EXPAND_DESIGN circuit technology if you have a current DESIGN.EREL file this is not necessary
- AMI EXPAND COMP circuit technology if you have a current COMP.EREL file this is not necessary
- AMI_ADD_DELAY circuit technology array -TEMP number the -TEMP switch followed by a value (in degrees Centigrade) will modify the delays for circuit.
- 4. SIM circuit ready for simulation

In this example, the fanout and predicted wiring delays will also be included in the new delay values. The -TEMP switch can be used with the -LO and -FO switches as well. The -TEMP switch can also be used with the -V and process switches described in sections 4.2.2.5 and 4.2.2.6.

The current range for the temperature value is -55 to 135 degrees Centigrade. If you enter a value outside this range, an error message will appear in the output report file and the delay values will not be modified. The multiplicative factor for the delay values created by the new operating is in the output report. This report 'circuit/ADD DELAY.LOG'. The operating temperature that gives multiplicative factor of 1 (nominal operating temperature) is 25 degrees. A. curve displaying the affect of temperature on the performance of the array is included at the end of the 3μ Single and Double-Metal CMOS Gate Arrays Databook.

4.2.2.5 Varying the Delay Based on Voltage

As described in section 4.2.2.4, the operating voltage will affect the performance of the design. The method for altering the delay values based on operating voltage is the same as described for operating temperature. The word of caution also applies; do not change these files.

To run a simulation with a specific operating voltage perform the following steps :

- AMI_EXPAND_DESIGN circuit technology if you have a current DESIGN.EREL file this is not necessary
- 2. AMI_EXPAND_COMP_circuit_technology if you have a current COMP.EREL_file this is not necessary
- 3. AMI_ADD_DELAY circuit technology array -V number the -V switch followed by a value will modify the delay values

4. SIM circuit - ready for simulation

In this example the fanout and predicted wiring delays will be calculated and used as well. The -V switch can be used with the -LO, -FO, -TEMP and process switches.

The current range for the voltage value is 4.5 to 5.5 volts. If you enter a value outside this range, an error message will appear in the output report file ('circuit/ADD DELAY.LOG') and the delay values will not be modified. The multiplicative factor for the delay values created by the new operating voltage (and temperature if applicable) is in the output report. The operating voltage that gives a multiplicative factor of 1 (nominal operating voltage) is 5 volts. A curve displaying the affect of voltage on the performance of the array is included at the end of the 3μ Single and Double-Metal CMOS Gate Arrays Databook.

4.2.2.6 Varying the Delay Based on Process

There are three process conditions that are defined for modifying the delay values. The default value is the nominal process, and multiplies all the delay values by 1. You can also choose best and worst case process conditions for simulation.

To run a simulation with either best or worst case process, perform the following steps:

- AMI_EXPAND_DESIGN circuit technology if you have a current DESIGN.EREL file this is not necessary
- 2. AMI_EXPAND_COMP circuit technology if you have a current COMP.EREL file this is not necessary
- 3. AMI ADD DELAY circuit technology array -BEST (-WORST) the -BEST (-WORST) switch indicates that nominal process is not being used, and the multiplicative factor for the delays should be modified accordingly.
- 4. SIM circuit ready for simulation

The -BEST and -WORST switches cannot be used at the same time, but they can be used independently any of the other switches described. A curve displaying the affect of process on the performance of the array is included at the end of the 3μ Single and Double-Metal CMOS Gate Arrays Databook.

SIM operates normally under any of these conditions. Section 4.6 describes how to generate test vectors from the SIM data.

Every time AMI_ADD_DELAY is executed, it will generate a report file in the design directory (same level where sheets reside) called ADD_DELAY_LOG. This report file contains the multiplicative factors used to modify the delays. It also contains all the old and new delay values for each net.

MAGIC demonstrates several simulation runs using different operating parameters.

A word of caution - Each time you run AMI_EXPAND_DESIGN you will set the design file to the gate delay only condition. It will be necessary to rerun AMI_ADD_DELAY to get to any other simulation condition.

4.3 Package Definition

The package definition program assigns the pads of the gate array to pins on a package. The pads of the gate array are the locations where the internal signals of the array access the pins of the package. The pads are configured into functions by the I/O macros that are described in section 4.1.4.

There are several packages for each array type. Information on choosing an appropriate package can be found in chapter 7 of the $\underline{\text{Su}}$ Single and $\underline{\text{Double-Metal CMOS Gate Arrays Databook}}$. A picture of each package that is available in the library is included as an appendix to this document.

The following command executes the package assignment program.

AMI_PKG_DEF circuit technology array package

The parameters for AMI_PKG_DEF are

- 1. circuit the design name
- technology the GOULD AMI technology; GA_M3D, GA_M2D etc.
- 3. array the array that is being used; AMI1K, AMI2K etc.
- 4. package the name of the package; PKG_40_PIN etc.

Information describing technology, array and package names can be found in section 3.2 of this document.

When you issue the AMI_PKG_DEF command the following sequence of events occurs.




Figure 4-1. Example Package Symbol

- 1. The names of all the nets that go to pins of the package are extracted from the root symbol of the design and stored in a temporary file. (Review section 4.1.4 concerning I/O assignment on the schematic and section 4.1.6 on creating a root symbol)
- 2. The names of all these nets are used to generate a NETED menu.

- 3. NETED is invoked with a symbol representing the package. (Figure 4.1 shows an example package symbol)
- 4. You assign the nets to the package symbol using a NETED menu
- When you exit NETED, a file containing all the I/O assignments for the layout software is generated

All the steps of this process are performed automatically, except for the net assignment to pin locations. To understand how to do this, let us first examine the package symbol.

The large rectangle in the center with the title 'AMI DM21 Gate Array PKG_40_PIN' represents the gate array. The small squares on the periphery of the array represent all the possible locations for I/O macros. The medium rectangles surrounding the gate array represent the pins of the package. This example has 40 pins on the package. The lettering associated with the pins is the name of the net for that pin. In the example all net name are IONET (indicating they have not been assigned yet), VDD or VSS (indicating that these pins are reserved for these signals).

Figure 4-1 is the symbol that appears when NETED is executed. The menu that appears is a list of all the signals that can be assigned. To assign a signal to a pin you perform the following steps:

- 1. Place the cursor over the signal in the menu
- 2. Press the CMD key (or point stroke)
- 3. Place the cursor over the IONET label of the pin you wish to assign
- 4. Press (return)

If the selected signal can be assigned to the selected pin, the IONET label will change to the net name and the net name will disappear from the menu. If the signal cannot be assigned to the selected pin, a message will appear in the transcript window and the IONET label will not change. When you are satisfied with the assignments execute the menu item \$ EXIT PKG NETED and you will exit NETED and continue with the program sequence.

It is not necessary to assign all the nets to pins or even any of the signals, but it is necessary to run AMI_PKG_DEF before any layout is performed. AMI_PKG_DEF performs the useful function of allowing you to specify pin assignment, and it also performs a function indispensable to the layout software.

Typically, all the possible I/O locations are not used in a package. When a package uses only a subset of the I/O locations, there are a fixed subset that can be used. The other I/O locations must be ignored by the layout software. AMI_PKG_DEF tells the layout software which locations can be used. If you do not assign the signals, the layout software will swap the I/O's in all the legal locations to achieve an optimum layout (this process will be described in section 4.4), but it will not use the illegal locations. If you do not run AMI_PKG_DEF, the layout software may swap I/O's in all I/O locations. This can create illegal placements. For this reason, AMI_PKG_DEF must always be run before layout.

MAGIC demonstrates AMI_PKG_DEF.

4.4 Physical Layout

The layout of the design is performed by the CADISYS gate array layout software. This is true whether the layout is done on GATE STATION or at GOULD AMI. For more information on CADISYS, see the Mentor Graphics GATE STATION Users Manual and the Mentor Graphics CADIGRAPH Users Manual.

4.4.1 How CADISYS Works

The CADISYS package consists of four functions: design creation, placement, routing and interactive editing.

o Design Creation

When you are satisfied with your design and you have run AMI_PKG_DEF you can create the design file for layout. This is done by executing the command

AMI_DDFNET circuit technology

This will create a DDF netlist for the design 'circuit' using the GOULD AMI technology 'technology' (GA_M3D is an example) for the array 'array' (AMI1K is an example). The file that is created is an ASCII netlist and will be called 'circuit/CADI.DDFIN'.

When the DDF netlist is completed you will create a binary design file for the placement and routing. This is done by executing the command

AMI_LAYOUT LOGIC_ENTRY circuit technology array

The command AMI_LAYOUT indicates that you are using the GOULD AMI design kit for Tayout. The argument LOGIC_ENTRY indicates that you want to build a design file. Any command described in Mentor

Graphics GATE STATION Users Manual can be executed under the AMI_LAYOUT command when it is submitted as the second argument. The AMI_LAYOUT command recognizes the GOULD AMI design kit directory structure and will log the execution of the program for future reference. (For more information concerning execution logging see section 5 of this manual.) The last three parameters are the same as described earlier.

The design file that is generated is binary and resides in 'circuit/PHYSICAL_DESIGN/DESIGN.DSN'.

o Placement

Automatic placement takes all the macros in the design and optimally arrange them on the uncommitted array. This is a difficult, computationally intensive problem.

Consider that there are potentially several hundred objects (N) and just as many locations (N) for these objects. To try all possible locations for all objects is an N! problem. It is, therefore, impossible to try every placement combination. Some method for estimating a good placement without trying every possible combination must be determined. This is what placement does.

It is also necessary to define what a 'good placement' is. The most reasonable definition is determined by the performance of the router. If you achieve a very high routing completion rate, the placement was good. Placement is creating an arrangement of macros that will achieve high routing completion rates.

For more information on the automatic placement program see the Mentor Graphics GATE STATION Users Manual.

To execute automatic placement you use the command :

AMI_LAYOUT CADIPLACE circuit technology array

The arguments are the same as described in Design Creation above. This command will create an updated design file 'circuit/PHYSICAL_DESIGN/DESIGN.PLC'.

o Routing

Automatic routing works on a placed design file and adds the metal paths to connect all the signal pins of the macros. Routing is also a computationally intensive job.

When there are a large number of connections that must fit in a finite area, it is beneficial to do some planning before doing any connections. By looking at the entire chip, problem areas where there are too many connections can be flagged by the automatic routing programs. The first portion of routing is performing this global analysis. It distributes the connections across the chip so most can be made, while still attempting to keep the shortest wire lengths possible.

After the global analysis is completed, a plan for routing all the nets is given to programs that put the connections on the chip. These programs optimize the routing so that as many connections as possible can be packed into the routing channels.

The scheme described above routes most of the connections. The remaining connections are attempted by more tenacious routers that will try more difficult paths. Nets will be moved to accomodate unmade connections when possible. More information about the automatic routing programs can be found in the Mentor Graphics GATE STATION Users Manual.

To execute automatic routing you use the command :

AMI_LAYOUT CADIROUTE circuit technology array

The arguments are the same as described in Design Creation. This command will update 'circuit/PHYSICAL_DESIGN/DESIGN.DSN'.

Interactive Editing

CADIGRAPH is an interactive editor that allows you to change the placement and routing of your design. You can complete nets that were not completed by the automatic programs. CADIGRAPH can also be used for preplacement and prerouting as described in sections 4.4.2 and 4.4.3.

The <u>Mentor Graphics CADIGRAPH Users Manual</u> describes the operation of CADIGRAPH in detail. To execute CADIGRAPH you use the commands:

AMI_LAYOUT PREGRAPH circuit technology array

AMI_LAYOUT CADIGRAPH circuit technology array

The first command creates the graphics database for CADIGRAPH. Once this database has been created, CADIGRAPH can access it multiple times. It only needs to be recreated when the physical design file changes. A further description of the graphics work file and its

use can be found in the Mentor Graphics CADIGRAPH Users Manual.

CADIGRAPH is a user-friendly editor, but it is also very powerful. Just as it was suggested that you take the Mentor Graphics training course on IDEA STATION before using NETED and SIM, it is suggested that you take the Mentor Graphics training course on GATE STATION. This course focuses on the operation of CADIGRAPH as well as the other layout tools.

4.4.2 Preplacement Using CADIGRAPH

CADIGRAPH can be used for preplacing macros. Preplacement of macros should be used sparingly because it creates constraints on the automatic placement that can reduce routing completion. To do preplacement the layout commands are executed in the following sequence:

- 1. AMI_LAYOUT LOGIC_ENTRY circuit technology array
- 2. AMI_LAYOUT PREGRAPH circuit technology array
- 3. AMI_LAYOUT CADIGRAPH circuit technology array
- 4. AMI_LAYOUT CADIPLACE circuit technology array
- 5. AMI_LAYOUT CADIROUTE circuit tehonology array

The <u>Mentor Graphics CADIGRAPH Users Manual</u> describes how you place unplaced macros using CADIGRAPH.

4.4.3 Prerouting Using CADIGRAPH

CADIGRAPH can be used to preroute nets once you have a completely placed design. Prerouting nets should be done sparingly because it will affect the performance of the automatic routing programs. To do prerouting, the layout commands are executed in the following sequence:

- 1. AMI_LAYOUT LOGIC_ENTRY circuit technology array
- 2. AMI_LAYOUT CADIPLACE circuit technology array
- AMI_LAYOUT PREGRAPH circuit technology array
- 4. AMI_LAYOUT CADIGRAPH circuit technology array
- AMI_LAYOUT CADIROUTE circuit technology array

The <u>Mentor Graphics CADIGRAPH Users Manual</u> describes how you route nets before automatic routing.

4.5 Back Annotation

After layout, the capacitance value of each net can be extracted from the design and a more accurate net delay can be calculated. The new delay is inserted into the DESIGN.EREL file by the AMI_ADD_DELAY program.

You can receive back annotation information from two sources :

- 1. By extracting it from the physical design file if you performed the layout on your work station.
- 2. By receiving a file from GOULD AMI containing the capacitance values after layout has been performed at GOULD AMI.

To back annotate the capacitance values from your design file you would execute the command

AMI_ADD_DELAY circuit technology array -BA

The -BA switch indicates that the data should be extracted from the physical design file. Once this data has been extracted it is not necessary to use the BA switch when running AMI_ADD_DELAY, unless the physical design file is changed. When this data has been extracted once, it is available every time AMI_ADD_DELAY is used. If the physical design file changes the BA switch should be used again. The BA switch can be used in conjunction with any of the other switches described in section 4.2.2.

To back annotate the capacitance values from GOULD AMI, you install the capacitance file from GOULD AMI (described in section 5 of this manual) and execute the command

AMI_ADD_DELAY circuit technology array

The first command installs the delay values in the correct file and AMI_ADD_DELAY is run to update the DESIGN.EREL file. You execute AMI_ADD_DELAY without the -BA switch. If the -BA switch is used, a warning will be issued stating that there is no physical design file for extracting capcitance values. Any of the other AMI_ADD_DELAY switches can be used.

4.6 Test Vector Generation

Test vectors are automatically generated from a SIM list using the AMI_SIMOUT command. The factors you should consider in generating test vectors are discussed in chapter 6.3 of the 3μ Single and Double-Metal CMOS Gate Arrays Databook; this chapter is also included as an appendix to this

document.

Before you execute AMI_SIMOUT you must run AMI_EXPAND_COMP. This creates a COMP.EREL file with the correct data for running the programs that create the GOULD AMI formatted files for test vector generation. You must also have the PINTYPE property attached to every pin on the root symbol. Review section 4.1.6 for more information on creating a root symbol. To execute AMI_SIMOUT you issue the command

AMI_SIMOUT circuit technology

AMI_SIMOUT performs two functions. When it is executed for the first time, it builds a template 'do' file for SIM. This 'do' file has the following characteristics:

- 1. All I/O signal names are included in the list window
- 2. All I/O signals are logged only on the clock cycle
- 3. A clock period is defined
- 4. A run length is defined
- 5. A write list command is included

All this data is necessary for generating the correct test vectors. When AMI_SIMOUT is executed it will prompt you for the following information :

Enter desired CLOCK period for SIM:

Respond with the operating clock period of the chip in nano seconds

Enter desired RUN TIME for SIM:

Respond with the total run time for this test in nano seconds

The 'do' file is named 'circuit_SIM' and placed in the current working directory. You will have to add your force statements to 'circuit_SIM' using the Aegis editor. After adding FORCE statements you execute this file by typing

DO circuit_SIM

from SIM. The list window will be written to 'circuit/SIM_LIST'.

You can change the order of the signals in the list window for convenience, but do not delete any of the signals or change the update period for the

signals. If either of these conditions is changed, the commands for the GOULD AMI test system can not be generated correctly. It is also possible to change the run time because the list file will be checked for this value before the output files are generated.

After SIM has been run and the 'circuit/SIM_LIST' file has been generated, the command

AMI_SIMOUT circuit technology

is again executed. This time AMI_SIMOUT will read the 'circuit/SIM_LIST' file and prompt you for the following information

o Enter desired SNAP SHOT TIME:

Respond with the time in the clock cycle at which the signals should be sampled. For example, a reasonable snap shot time for a clock cycle of 100 would be 90

AMI_SIMOUT creates two ASCII files: 'circuit/TESTFORM_INP' and 'circuit/SIMAD_INP'. These will be used at GOULD AMI to create the test programs for this design. Transfering these files as well as other data is discussed in section 5 of this manual.

5. DATA TRANSFER

This section describes how you will recieve data from GOULD AMI and how you will send design information back.

5.1 Receiving Data

The floppies containing the GOULD AMI design data have command procedures to facilitate the installation of the system. The AMI tree described in section 3 of this manual will be delivered on the floppies. The first file on floppy 1 is an installation command. To install the AMI tree the following actions must be performed.

- Insert floppy 1
- 2. RBAK -DEV F -F 1 -ALL this will install the file AMI_INSTALL into the current working directory
- AMI_INSTALL this command file will prompt you for the following information
 - Enter desired NODE ID for design kit (name only)

Enter the name of the node where the AMI tree will reside. For instance, if the node is //NODE 2846, enter NODE 2846.

- 4. If an AMI directory exists, the command file will rename the old directory and continue installing the new directory. The name given to the old AMI directory is 'AMI.date'.
- 5. You will be prompted to swap floppies until the entire tree is installed.
- You will be prompted for installing the demo circuit. This is the MAGIC circuit described in section 6 of this manual. MAGIC occupies apporiximately 1.2 MB of disk space.

The procedure for installing incremental updates will be sent with the updates, but will be similar to the procedure described here.

5.2 AMI_INSTALL_CSR

The AMI_INSTALL_CSR command file has been provided in the "AMI/COM directory to facilitate running GOULD AMI applications. This command file adds the string '"AMI/COM' to the CSR list of individual users. Before using AMI_INSTALL_CSR, please read this explanation of how it works. Some assumptions are made about the configuration of your network by this command

and it will change user startup files.

AMI_INSTALL_CSR accepts a valid user name as the first argument. This user name should be included as a link in the /USER directory of the network. The link should point to a /LOCAL_USER directory for that user. This relationship is described in the CREATE_USER documentation of the \underline{IDEA} $\underline{SYSTEM MANAGER'S MANUAL}$ chapter 7.

AMI_INSTALL_CSR assumes that there is a 'user/USER_DATA' directory. If this directory does not exist, it will be created. In this directory it will attempt to modify the 'startup' command file. There is a startup file for login and separate startup files for each display type. The startup file for login is called 'STARTUP_LOGIN'. The process startup files are called 'STARTUP.DM', 'STARTUP.DM_19L', and 'STARTUP.DM_COLOR'. The 'STARTUP.DM' file is for the older 15 inch displays. 'STARTUP.DM_19L' is the file for the 19 inch screens and 'STARTUP.DM_COLOR' is for the series 600 color displays. If these files do not exist they will be created.

These startup files may contain key definitions. AMI_INSTALL_CSR adds the string '~AMI/COM' to an existing key definition for the SHELL key. If the new startup is created, it will contain the key definition for the SHELL key that executes 'CSR . /COM ~COM ~AMI/COM' every time a shell is invoked. If the startup files do not exist, this data is being read from the '/SYS/NODE_DATA' directory when a process was invoked.

Including this string in your CSR list will allow you to run all the GOULD AMI specific applications described in this manual without prefixing each command with 'AMI/COM/command'. Now you will be able to type the command. All of the GOULD AMI commands are prefixed with the string 'AMI_', so they should be unique to your system.

It is possible to edit your startup files by hand if you prefer. If you have some hesitation in using AMI_INSTALL_CSR, make a copy of your 'user/USER_DATA' directory (it is normally a small directory) and try it. If the results are not satisfactory, you can always go back to the old version.

To execute the command type

~AMI/COM/AMI_INSTALL_CSR user_name

5.3 Transmitting Data

All the files you will be sending to GOULD AMI, with the exception of the schematic tree, are relatively small ASCII files. Even the data for layout is transmitted in a compact ASCII format. Currently the only transmission method is by floppy. The following list summarizes all the files that will

be transmitted to GOULD AMI.

- BOLT NETLIST DATA ASCII netlist files for running the GOULD AMI simulator
- 2. DDF NETLIST ASCII netlist for running GOULD AMI layout software
- circuit_SIM The file of SIM commands used to generate the test vectors
- SIM_LIST The list window from SIM when 'circuit_SIM' do file was executed
- SIMAD_INP Command statements for running a test pattern through the GOULD AMI simulator (this will be used to generate a command sequence for the GOULD AMI test equipment)
- TESTFORM_INP The expected results from the test pattern
- 7. DDF OUTPUT Contains all the placement and routing information
- DESIGN LOG Contains version numbers for all the data used in the design stream; This file is explained in section 5.4.
- 9. SCHEMATIC The entire schematic

The following sections describe how to transmit data for each design stream. The arguments listed below are used in the transmit command descriptions.

- 1. circuit the design name
- 2. technology the GOULD AMI technology; GA_M3D, GA_M2D etc.

5.3.1 Design Stream A

You will need the BOLT and DDF netlist data for design stream A. To generate the the BOLT netlist file you will need to issue the following command:

AMI_BOLTNET circuit

This will generate the 3 files 'circuit/BOLT.NETLIST', 'circuit/BOLT.ORDER' and 'circuit/BOLT.ORDER'. This program will not work if you do not have a root symbol (review section 4.1.6 of this manual).

The following command generates the DDF netlist file.

AMI_DDFNET circuit technology

This will create the file 'circuit/CADI.DDFIN'. The DDF netlist cannot be generated if there is no a root symbol (review section 4.1.6 of this manual). The netlist will not be correct if AMI_PKG_DEF has not been run on the design (review section 4.3 of this manual).

To generate the data for stream A execute the command:

AMI_STREAM_A circuit

This command checks to see that all the necessary data exists and copies it into the directory 'circuit.STRMA'. You will then write this directory to a floppy using the command:

WBAK circuit.STRMA -DEV F -F 1 -FID STRMA -OWN AMI

You also must include the schematic directory on the same floppy, or another floppy if you desire. If it is included on the same floppy you would use the following command:

WBAK circuit -DEV F -F 2 -FULL

The following list shows all the files that must be included in the stream A floppy.

File 1

- BOLT.NETLIST
- BOLT.ORDER
- CADI.DDFIN
- 4. DESIGN_LOG

File 2

- 1. Entire schematic tree
- 5.3.2 Design Stream B

All the data required for design stream A is required for design stream B. In addition, design stream B must have the following data.

circuit_SIM

- circuit/SIM_LIST
- 3. SIMAD_INP
- 4. TESTFORM INP

For information on generating 'circuit/SIMAD_INP' and 'circuit/TESTFORM_INP' review section 4.6 of this manual. The 'circuit_SIM' and 'circuit/SIM_LIST' are included in case the simulation needs to be checked. These files are generated with the AMI_SIMOUT command that is used to generate SIMAD_INP and TESTFORM_INP.

To generate the data for stream B execute the command:

AMI_STREAM_B circuit

This command checks to see that all the necessary data exists and copies it into the directory 'circuit.STRMB'. You will then write this directory to a floppy using the command:

WBAK circuit.STRMB -DEV F -F 1 -FID STRMB -OWN AMI

You also must include the schematic directory on the same floppy, or another floppy if you desire. If it is included on the same floppy you would use the following command:

WBAK circuit -DEV F -F 2 -FULL

The following list shows all the files that must be included in the stream A floppy.

File 1

- BOLT.NETLIST
- 2. BOLT.ORDER
- 3. CADI.DDFIN
- 4. SIM CMDS
- SIM LIST
- 6. SIMAD INP
- TESTFORM INP

8. DESIGN LOG

File 2

Entire schematic tree

The back annotation information from GOULD AMI is contained in an ASCII file that is sent to you via floppy. To install this file you would perform the following steps:

- 1. Insert the floppy
- 2. WD circuit

This should locate you in the directory containing information for the design such as sheets, symbols and the DESIGN LOG file.

3. RBAK -DEV F -F 1 -ALL -AS NETPARM.DDF

This command will write the capacitance data into the file NETPARM.DDF.

The AMI_ADD_DELAY program will read capacitance data from the file 'circuit/NETPARM.DDF' if the file exists.

5.3.3 Design Stream C

All the data required for design stream B is required for design stream C. In addition, design stream C must have the following data.

DDF OUTPUT

The following command generates the DDF output file.

AMI_LAYOUT DDF_OUTPUT circuit technology array

This will create the file 'circuit/PHYSICAL_DESIGN/DESIGN.DDF'. The DDF output cannot be generated if there is no physical layout data (review section 4.4 of this manual).

To generate the data for stream C execute the command:

AMI_STREAM_C circuit

This command checks to see that all the necessary data exists and copies it into the directory 'circuit.STRMC'. You will then write this directory to a floppy using the command:

WBAK circuit.STRMC -DEV F -F 1 -FID STRMC -DWN AMI

You also must include the schematic directory on the same floppy, or another floppy if you desire. If it is included on the same floppy you would use the following command:

WBAK circuit -DEV F -F 2 -FULL

The following list shows all the files that must be included in the stream A floppy.

File 1

- BOLT.NETLIST
- 2. BOLT.ORDER
- CADI.DDFIN
- 4. SIM CMDS
- SIM LIST
- 6. SIMAD INP
- 7. TESTFORM_INP
- 8. DESIGN.DDF
- 9. DESIGN_LOG

File 2

Entire schematic tree

5.4 The DESIGN_LOG File

The 'circuit/DESIGN_LOG' file contains a log of programs and data used to generate this design. The version files that are kept in each 'AMI/technology/CELLS' directory and version information for the physical data bases are used to generate this data.

Any time an expand program or physical layout program is run, the time, date and version of the data is logged to this file. This is to help ensure that your design can be correctly processed at GOULD AMI. An example 'DESIGN LOG' is included with MAGIC.

6. MAGIC

A demonstration circuit is delivered with the GOULD AMI design kit. This circuit is used to demonstrate the procedures described in this manual.

6.1 What Does MAGIC Do

MAGIC is a simple design consisting of two major functions. The first function is a shifter. The second function performs data selection. Figure 6-1 shows the MAGIC circuit.




Figure 6-1. MAGIC

The three blocks in the left hand portion of MAGIC make up the shifter and the data selecter is the block located in the right hand portion of the schematic. The rectangular symbols that are connected to the blocks are I/O macros for the gate array.

Figure 6-2 shows the shifter in greater detail.

The CLOCK symbol divides the signal CLK1 in half. This causes the shifter S144 to run at half the speed of the external clock signal.

The STEERING symbol determines the signal that is sent to the S144. When the INHIBITP signal is low, SHIFTD (output from steering) is low and will remain low. When INHIBITP is high, signals are allowed through STEERING. The input signal SELEXT determines whether the signal EXTD is sent to S144

or one of the outputs from S144 is selected as the input to S144. When SELEXT is high EXTD is the input to the shifter. If SELEXT is low either Q72 or Q144 is the input into the shifter. SEL72 determines which signal will be the input. If SEL72, is high the input is Q72 and when SEL72 is low Q144 is the input.




Figure 6-2. The Shifter

The S144 symbol takes an input signal in on DATA and shifts it it through a series of D flip flops. The signal appears on the output Q72 after 72 clock cycles. The same signal appears on Q144 144 clock cycles from when it appears on DATA.

The signal names with the suffix '_INT' are named so they can be easily viewed in CADIGRAPH. The '8' is a net priority of 8 on the inhibit line.

The data select circuit is shown in figure 6-3.

When R173P is low, the flip flops in S173 are set to 0. The QN and QP outputs of S173 drive a tristate buffer. When QP and QN have opposite values, the output from the buffers will be the QN . Both QP and QN cannot be high at the same time. When both QP and QN are low, the output buffer is at high impedence. When OE is low the output buffers will be at unknown high impedence.

The input bus D(0:3) is data. When DS is high the data from the D bus is clocked into S173 with the clock CN. The inverse of this bus will appear on the tristate buffer outputs if OE is high after the next clock cycle . When DS is changed to low the D bus is inhibited and the state of the output buffers is maintained at the state of the D bus that was received when DS and OE were high. Anytime OE goes low, the output buffers will go to high impedence.




Figure 6-3. Data Select

The symbol for MAGIC is shown in figure 6-4. Notice that all the pins have a PINTYPE property. Reivew section 4.1.6 for an explanation of the PINTYPE property. The root symbol with PINTYPEs is necessary to ensure the correct operations of several of the design kit programs.




Figure 6-4. Root Symbol

6.2 What Comes with MAGIC

MAGIC is located in the directory '~AMI/DEMO/MAGIC'. This directory contains the sheets and symbols described in section 6.1. It also contains expamples of program inputs and corresponding outputs.

The directory 'CIRCUIT' is the design directory. The file DESIGN_LOG is an example log file. The remaining files are the program examples. The files with the .INP suffix are input examples. The input files contain the command line that is submitted for that program, any messages that are issued by the program during execution and pertinent ASCII input files that are used. The files with the .OUT suffix are the output logs. These files contain a list of the files that were created by the program, files that were modified by the program and output report files.

The following list briefly describes all the files and directories :

- add_delay_best.inp, add_delay_best.out
 Executing add delay using best case operating conditions.
- add_delay_default.inp, add_delay_default.out
 Executing add delay using default operating conditions.
- add_delay_nominal.inp, add_delay_nominal.out
 Executing add delay using nominal operating conditions.
- add_delay_worst.inp, add_delay_worst.out
 Executing add delay using worst case operating conditions.
- boltnet.inp, boltnet.outExecuting the BOLT netlister.
- 6. circuit

This is the design directory. Execute AMI_NETED CIRCUIT to see the MAGIC circuit described in section 6.1.

- 7. ddfnet.inp, ddfnet.outExecuting the DDF netlister.
- 8. ddfout.inp, ddfout.outExecuting the DDF output program.
- design_log
 An example design log file.
- expand_comp.inp, expand_comp.out
 Expanding MAGIC to the component level.
- 11. expand_design.inp, expand_design.out
 Expanding MAGIC to the primitive level.
- 12. package_definition.inp, package_definition.out

Executing the package definition program.

- 13. physical_layout.inp, physical_layout.out
 Executing the CADISYS job stream for physical layout.
- 14. simout_after_sim.inp, simout_after_sim.out
 Executing the test vector generation programs after SIM.
- 15. simout_before_sim.inp, simout_before_sim.out Configuring SIM for test vector generation.
- 16. sim_short_run.inp, sim_short_run.out
 A short simulation run example.
- 17. sim_test_vectors.inp, sim_test_vectors.out
 The force statements and list output for generating the test vectors
- 18. stream_a.inp, stream_a.out
 Generating the output data for design stream A.
- 19. stream_b.inp, stream_b.out
 Generating the output data for design stream B.
- 20. stream_c.inp, stream_c.out
 Generating the output data for design stream C.

6.3 How to Use MAGIC

MAGIC comes with only the sheets and symbols. You will generate the rest of the data. It is meant as a learning tool for you.

In each .INP file the fist line is the command you should issue to execute the programs. Use the responses and messages in the .INP file as a comparison when you run the program. The corresponding .OUT files give information on the changes you should see occur.

If you run MAGIC through layout, the directory will occupy approximately 5 MB of disk space. Experiment with MAGIC before starting with your design and use it as a reference. When you are through with MAGIC, the entire directory can be deleted.

7. APPENDICES

- 7.1 Technologies Supported by this Design Kit 2-4-85
 - 1. CMOS 3µ Double-Metal Gate Array

7.2 Packages Supported 2-4-85

CMOS 3µ Double-Metal Gate Array, 1K gate count

- 1. 24 pin plastic
- 2. 28 pin chip carrier, plastic
- 3. 40 pin ceramic, chip carrier, plastic, TJF
- 4. 44 pin chip carrier, MFP
- 5. 48 pin ceramic, plastic, chip carrier
- 6. 64 pin ceramic, plastic
- 7. 68 pin MFP, pin grid array, chip carrier

CMOS 3µ Double-Metal Gate Array, 2K gate count

- 1. 24 pin plastic
- 2. 28 pin plastic
- 3. 40 pin ceramic, plastic, MFP
- 4. 44 pin MFP
- 5. 48 pin ceramic, chip carrier
- 6. 64 pin ceramic, plastic
- 7. 68 pin chip carrier, PCC, MFP, pin grid array
- 8. 84 pin chip carrier, PCC, pin grid array

CMOS 3µ Double-Metal Gate Array, 3K gate count

- 1. 40 pin plastic, MFP
- 2. 44 pin MFP
- 3. 68 pin chip carrier, MFP
- 4. 84 pin pin grid array, chip carrier
- 5. 100 pin pin grid array

7.3 AMI_ADD_DELAY Users Manual*

7.3.1 INTRODUCTION

This document describes the use of the add_delay program in conjuntion with Gould-AMI semi-custom libraries. Capabilities and limitations of the program will be discussed is this document while methods of program modifications will be discussed in the REFERENCE MANUAL.

Add_delay is a Design File Interface (DFI) program which modifies the rise and fall times in a gate array or standard cell design file to reflect additional delay due to net loading, net routing, operating temperature, operating voltage, and/or standard cell die size. In addition, add_delay modifies rise and fall times to reflect your choice of best, worst, or nominal case analysis. Any additional delay placed in the design file is reflected in subsequent simulation and timing verifier runs. It can be used both before and after physical layout of the chip and does not have to be used with the Cadisys layout software. The program can calculate additional delay for any of the five following cases.

- Fanout only delay Only loading capacitance is added to the net delay values.
- Layout only delay Only the delay due to layout (capacitance and possibly resistance) is added to the net delay values.
- Expected layout delay An expected delay due to layout is calculated based on the net loading and this value is added to the net.
- o Fanout and layout delay Both actual layout delay and fanout delay are calculated and added to the net.
- Fanout and expected layout delay Expected layout delay and fanout delay are calculated and added to the net.

7.3.2 RUNNING THE PROGRAM

The program is invoked by using the following command line and switch arguments. Direct invocation by typing in the complete command line will be rather lengthy, so it is suggested that a shell program be created which invokes the program with the site-standard switch values. Switches enclosed in brackets "[]" are optional. Switch order is not important, but the command must be submitted on a single line and must include the design root, component library pathname, and the name of the semi-custom array that the design will be implemented on.

AMI_ADD_DELAY design_root component_library semi-custom_array

[-log logical_design_file]
[-phy physical_design_file]
[-t technology_file]
[-v operating_voltage]
[-temp operating_temperature]
[-syn synonym_file]
[-cap capacitance_file]
[-ddf DDF_file]
[-best|worst]
[-fo|lo]
[>output file]

- o DESIGN ROOT This is the name of the root component directory. This directory must contain the logical and physical design files.
- o COMPONENT_LIBRARY This is the full pathname or link to the component library used to create the logical design specified in the first argument. There will generally be one component library for each standard cell or gate array family.
- o SEMI-CUSTOM_ARRAY This is the name of the array the logical design will be implemented on. This argument selects the delay constants and equations specific to each design.
- O LOGICAL_DESIGN_FILE (OPTIONAL) This is the name of the design file which feeds the Mentor analysis tools. This design file is updated with the additional delay. The .EREL extension must be included in the design file name. (Note - The logical and physical design file may be the same.) If the logical design file is not specified, DESIGN.EREL is used.
- o PHYSICAL_DESIGN_FILE (OPTIONAL) This is the name of the design file which feeds the physical layout tools. This design file is read to obtain net names and parameters used to calculate the additional delay. The .EREL extension must be included in the design file name. (Note The logical and physical design file may be the same.) If the physical design file is not specified, COMP.EREL is used and may be obtained by using the EXPAND_COMP shell script.
- o TECHNOLOGY_FILE (OPTIONAL) This is the name of a user provided data file containing constants used in delay calculation. These constants include pfs_per_load, default krise and kfall values, and expected layout information. See section 3.2 for the file format. If the technology file switch is not used, the technology file for the specified semi-custom array is used.

- OPERATING_VOLTAGE This is the operating voltage (in volts) for the circuit. Legal values are defined in the accompanying technology file. Values outside the legal range will result in an error message and program termination.
- OPERATING_TEMPERATURE This is the operating temperature (in degrees Centigrade) for the circuit. Legal values are defined in the accompanying technology file. Values outside the legal range will result in an error message and program termination.
- o SYNONYM_FILE This file contains Mentor net names and the associated synonym used to feed the physical layout tools. See section 4.
- CAPACITANCE FILE This file contains the net names and the associated capacitance (and optionally resistance) extracted from physical layout. See section 5.
- o DDF FILE This is a standard DDF output file generated from the Cadisys data base containing net routing information. It can be read to extract the layout capacitance and resistance.
- -FO The presence of this switch indicates that only fanout delay will be calculated and added to the design file.
- o -LO The presence of this switch indicates that only layout delay will be calculated and added to the design file. Note that the layout delay can be either expected or actual based on the presence or absence of the DDF or capacitance file.
- o -BEST The presence of this switch indicates that the shortest possible delays for the given technology and process are to be used. In the absence of this switch and the "-WORST" switch, nominal delay values are assumed.
- O -WORST The presence of this switch indicates that the longest possible delays for the given technology and process are to be used. In the absence of this switch and the "-BEST" switch, nominal delay values are assumed.
- o OUTPUT_FILE The program generates a report of the original and added delay for each net which is written to standard output. This can be redirected to a file with the >.

7.3.3 THE DELAY EQUATION AND ITS PARAMETERS

The delay equation currently implemented in the add_delay program is designed for two layer metal CMOS arrays and considers capacitive delay due both to fanout and interconnect distance. The add_delay program has the capability to read and use other parameters including resistance or number of polysilicon underpasses on a net. See the Reference Manual for instructions on how to modify the program to include these parameters. The following equation is used for computing both the rise and the fall delay. K represents either KRISE or KFALL. St and Sv are scalars calculated from the temperature and voltage specified at runtime. Sp is a scalar that is related to the technology and the choice of best, worst or nominal case analysis.

added_delay = K{(metal_capacitance) + [(#loads/size)(pfs_per_load)]}StSvSp

The following two sections explain the parameters and how they are extracted. NOTE that some parameters are extracted but are not currently used by the delay equation above.

7.3.3.1 Parameters From the Design File

Parameters extracted from the design file are component or net specific. For instance, the number of loads on a net must be obtained from the design file instead of the technology file. Following is a list of the properties considered and how they are interpreted.

The following parameters are extracted from the physical design file.

- o PINTYPE property The pintype property is used to determine the sense of the signal. Owner is PIN, Value is IN, OUT, or IO.
- o KRISE or KFALL property This property is extracted from the source pin of the net in the physical design file. Its value is used to convert capacitance into nanoseconds. If this property is not present on the source pin of the net, the default value is used from the technology file. If more than one source pin (O or IO) is present, the largest value of Krise or Kfall is used. Owner is PIN, value is double precision real.
- o LOAD property The LOAD property can be attached to any pin and is used to total all the loads on a particular net. The LOAD property value is a real number, so fractional loads can be reflected. If this property is not present on a pin, the default value is 1 for IN or IO pins and 0 for all output pins. Owner is PIN, value is double precision real.

- o SIZE property The size property is used to determine the number of driving gates or the relative size of the driving gate. The SIZE property is a real number, so fractional transistor sizes can be reflected. If this property is not present on an output pin, a value of 1 is assumed. Size properties attached to input pins are ignored. Owner is PIN, value is double precision real.
- o NET.TID property This property is used to store netname synonyms in the design file. The Namechecker program available with some netlisters creates this property in the design file. If the Namechecker program is not available, this property is not meaningful. Owner is NET, value is string.

The following parameters are updated in the logical design file.

o RISE and FALL properties - The RISE and FALL values are used by the Mentor analysis tools to reflect circuit delays. The add_delay program adds delay to any existing values on all the output pins of the net. For example, if the value of the RISE property on the net source pin is "1 2 3" and the additional computed delay is 3.45, the new RISE property will be "4.45 5.45 6.45".

7.3.3.2 Parameters From the Technology File

Parameters extracted from the technology file are designed to be component or net independent. The format of the technology file is as follows:

- Any line with a # in column is considered a comment and is ignored by the program.
- 2. Any non-comment line has the form

<parameter name><delim.><real>{<delim.><integer>}

where parameter name is one of the parameters in the following list, delimiter is '', ',', or '=', real is a double precision real value, and an optional integer value can be included for expected_net parameters.

Currently the possible parameters are as follows:

- KRISE_DEFAULT Contains the default KRISE value for a net if one is not found in the design file.
 KRISE_DEFAULT real_number
- KFALL_DEFAULT Contains the default KFALL value for a net if one is not found in the design file.

KFALL_DEFAULT real_number

- PFS_PER_LOAD Contains a constant reflecting the capacitance due to one load.
 PFS_PER_LOAD real_number
- o **EXPECTED_NET_CAP** Contains the expected layout capacitance due to routing based on the net loading information. (Integer is the number of loads and the real number is the capacitance). EXPECTED_NET_CAP real_number integer
- o TEMPERATURE MAX, TEMPERATURE MIN, VOTAGE MAX, VOLTAGE MIN These parameters set the legal values for the voltage and temperature arguments specified with the "-v" and "-temp" switches. The limits are inclusive (min <= value <= max).
- o **PROCESS_BEST, PROCESS_WORST** These parameters specify Sp for the best and worst process case.
- o TEMPERATURE COEF, VOLTAGE COEF These parameters are used to describe a polynomial of arbitrary order to calculate St and Sv from the user provided values for voltage and temperature. To describe, for example, the polynomial 2.1(V**2) 1.005V + .25, the technology file would contain:

```
VOLTAGE_COEF=2.1 2;
VOLTAGE_COEF=-1.005 1;
VOTAGE_COEF=0.25 0;
```

For standard cell applications, the following parameters may also be included:

- o STANDARD CELL For Standard cell applications set this value to "TRUE". All other values are ignored. If the standard cell option is selected, all of the remaining parameters must be defined.
- o MAX_DIE_SIZE, MIN_DIE_SIZE The maximum and minimum die edge size allowed for the standard cell technology described. Die size units are arbitrary but must be consistent with units used in subsequent parameter definitions.
- o DIE_SIZE_INTERVAL The die size interval between standard cell table entries. Estimated die sizes from gate count and gate area equations will bε rounded *UP* to the closest legal die size.

- o COMBINATIONAL_GATE_DENSITY Estimated average density of combinational logic in gates per unit area.
- o **SEQUENTIAL_GATE_DENSITY** Estimated average density of sequential logic in gates per unit area.
- COMBINATIONAL_PERCENTAGE Estimated percentage of combinational logic usage. The sum of this value and sequential_percentage should be 1.0.
- SEQUENTIAL_PERCENTAGE Estimated percentage of sequential logic usage. The sum of this value and combinational_percentage should be 1.0.
- o INTERCONNECT_FACTOR Estimated proportion of interconnect area area to component area.
- o PERIPHERAL_BUS_SIZE Width of external bus connections to the die.
- SCRIBE_LINE_SIZE Width of scribe lines.
- CORE_LIMITED_PAD_SIZE Width of pads dedicated to input and output buffers.
- o STANDARD_CELL_TABLE Full pathname to standard cell interconnect capacitance matrix. This file contains average capacitances for nets based upon die size and the number of pins on each net. The effect of these capacitances supercedes capacitances defined with the EXPECTED_NET_CAP parameter.

7.3.4 NET NAMES AND SYNONYMS

Since the Mentor-generated netnames are not always legal in all layout software, synonyms are sometimes required to feed the layout. (Synonyms are not required for Cadisys). There are two ways to keep track of the synonym information. Note that add_delay can only read synonyms generated by another program, not generate new synonyms. The two method of reading synonyms are described in tyhe following sections.

7.3.4.1 External Synonym File

Mentor supplied netlisters have the capability of generating a synonym file used to cross reference Mentor-generated names to Netlister-generated legal names. If this netlister is used to feed physical layout tools, a method must be supplied for keeping track of the new name when delay information is fed back to the system. To handle this condition, the add_delay program can read netlister-generated synonym file and perform the cross reference. This

file is of the form:

<Mentor netname>' '<synonym used to feed layout>

7.3.4.2 Synonyms in the Design File

An alternate method of handling synonyms is possible by storing new synonyms in the design file. The program which creates the synonyms and stores them into the design file is called the Namechecker, and is available with some netlisters. If synonyms in the design file must be considered by the add_delay program, the argument to the -SYN switch is the physical design file name. Add_delay then extracts the value of the NET.TID property to use as the net synonym name.

7.3.5 LAYOUT DELAY

Layout delay parameters can read in from one of two files (but not both files in the same run). Currently the delay parameters extracted from these files include capacitance and possibly resistance. The following sections discuss the details of these files.

7.3.5.1 The Capacitance File

The capacitance file is designed primarily for delay values coming back from layout software other than Cadisys. This is an Ascii file with the following format:

<Net name><' '><net capacitance(real)>{<' '><net resistance(real)>}

Note that the netname will be a synonym if synonym capability was used to create the netlist used to feed the layout software. Both net capacitance and net resistance are double precision real numbers.

7.3.5.2 The DDF File

The DDF file is the standard input and output interface to the Cadisys layout software. On input to the layout software, logic connectivity and preplacement is included and on output connectivity, placement, routing, and net parameter information is included. See the Cadisys documentation for instructions on how to run this program.

7.3.6 LIMITATIONS

There are two limitations that the user of this program should be aware of involving the delay model used and use of add_delay with behavioral language models.

The current model used to calculate delay is done on a per net basis in which specific pin to pin delays are not handled. This is a reasonably accurate model when only net capacitance is considered, but can give pessimistic delay values when various pin to pin paths have differing numbers of polysilicon underpasses. A modification of the program could be made to add different delay values to each of the net's load (pintype IN) pins to handle the individual pin to pin delays.

Behavioral Language models can be written so that any delays on their symbol pins are ignored by the simulator. They can also be written so that the delays are considered in simualtion. If a BL model ignores the delays on symbol pins, the added delay will not be available since add_delay adds the RISE and FALL values to the pins of the symbols.

7.4 Designing for Testability

This is a reprint from the GOULD AMI 3µ Single and Double-Metal CMOS Gate Arrays Databook.

6.3 Designing For Testability

Design for testability involves three main concepts:

Initialization - The ability to set the state of the device under test (DUT) at the beginning of the test cycle.


Controlability - The ability to set internal nodes of the DUT in a given state by external stimulus.


Observability - The ability to observe at a DUT output, the state of an internal node.

Here are some suggestions/solutions to overcome the implementation problem for each testability concept.

- 1. Initialization It is essential to set the state of the DUT at the beginning of a test cycle. This reduces both testing time and the risk of invalid failures of good devices. If the DUT cannot be initialized, then a routine known as 'match mode' must be used on the Sentry to apply a pattern to the DUT until it 'matches' a pattern supplied by the test engineer. When a match occurs, the DUT is in a known state. There are two types of resets used in the implementation of Semicustom products. These are the reset pin and reset by a combination of stimuli on one or several other pins.
 - Reset pin Designing a reset pin into the circuitry is the recommended way to guarantee initialization. This pin is connected internally to all of the storage elements and provides an immediate initialization of the DUT. The reset signal is set by the test system to intialize the DUT and start the test sequence. A disadvantage of the use of a reset pin is that it requires an additional pin and reset; it adds a substantial amount of circuitry to the device. The reset pin becomes especially costly when the designer has to go into the next larger pin count package to provide the reset pin. However, these disadvantages are often outweighed by the advantages of the fastest possible reset sequence and the easiest initialization method. The tester only needs to send only pulse to the DUT rather than a whole sequence of reset commands.

- Reset by a Combination (Sequential reset) The variety of combinational rest techniques is limited only by the imagination and creativity of the designer. Two widely used techniques are discussed here. The first uses a reset pin, but in order to save some internal circuitry, the internal reset pin goes only to a limited number of devices. A complete reset of the DUT requires a certain number of clock cycles during which known signals are propagated through the entire circuit. The implementation of this technique starts by the the identification of serial synchronous delay lines and the study of the signals required to initialize them in the chosen state. The length of the reset sequence is the length of the longest such line. The second example avoids using a additional reset pin, generally for package considerations. Here the reset sequence must be initialized by a combination of the input signals that cannot occur during the normal opperation of the circuit. The advantage of the above techniques are that they:
 - i. use standard circuitry
 - ii. allow the designer the flexibility of deciding how to implement the reset function
 - iii. allow the test engineer to precondition the DUT into a known state at a known time
- 2. Controlability The first element of controlability is the ability to unconditionally reset the DUT. Another important controlability technique is the ability to externally place the DUT in any state required to simplify testing. Several apporaches can be used. One of the most popular methods of increasing controlability is the implementation of a 'test mode'. This can be achieved externally and requires a number of exclusive combinations of the inputs at least equal to the number of states in the test mode. This can also be achieved by internally storing the test mode sequence of events and starting it by the reset pin.
- 3. Observability Observability of the outputs defines how easily the internal behavior of the device can be observed on the external pins. Numerous techniques exist that improve the observability of a given circuit, and almost all of them are based on the transerring of the internal states to an external pin. The main limitation is the pin count or the extra circuitry required. However, the access to normanlly inaccessible internal nodes can greatly increase the test coverage while at the same time, reduce the overall test time.





3UM SINGLE METAL GATE ARRAY DATA SHEETS

The Gould-AMI 3um Single Metal Gate Array Macro Library is a collection of high performance digital integrated circuit building blocks. It is intended for use by logic, circuit, and MOS IC designers. Thus, anyone familiar with standard logic design methods can successfully design a gate array using these macros.

The 3um Single Metal Macro Cells are implemented with a p-well, CMOS process. They are intended primarily for 5 Volt (+10%) operation but will operate at voltages as low as 2.5 volts with reduced performance. Below is a description of the data and terms used in the data sheets.

- o PRE-ROUTED MACROS are the simpler functional blocks such as the basic gates, latches, and flip-flops. Since these macros have a pre-defined layout they can be accurately characterized for propagation delays.
- o SOFTWARE MACROS are macros which incorporate several pre-routed macros to form more complicated functional blocks such as a counters or shift registers. These macros are not pre-defined with respect to layout, so the automatic placement and routing software maintains optimum layout flexibility. Since layout is not pre-defined, estimates of propagation delays through these macros are arrived at by adding the delays of the individual pre-routed macros used in the software macros.
- o THE CELL NAME for each functional macro is displayed in the upper right hand corner of each data sheet. This is the same name that appears in the Bolt invocation.
- o THE LOGIC SYMBOL for each macro is displayed as it appears in the gate array library.
- o A TRUTH TABLE description of the logical functions for the cells is provided.
- o THE TABLE OF INPUT LOADING gives the number of equivalent unit loads for each logical input of the pre-routed macros.
- o THE EQUIVALENT GATE COUNT is the number of equivalent two input NAND gates in each cell.

- o BOLT SYNTAX is the invocation syntax of each macro cell. Notice these statements always end with a semi-colon, and the order of these inputs and outputs must be maintained.
- o THE SWITCHING CHARACTERISTICS give the propagation delay as a function of unit load. The unit load is the capacitance associated with a gate pair (i.e. the gate capacitance of an N-channel and a P-channel core transistor), plus an associated metal interconnection capacitance. All data is given for typical process, temperature, and power supply conditions. Both low-to-high transitions are shown. To find delays under other operating conditions derating curves must be used.
- o THE PROPAGATION DELAY EQUATION is used for calculating propagation delays when the load is different from those explicitly given in the table. The intrinsic propagation delay, tdx, is used when there is no output loading, and ktdx, is a capacitive multiplication factor. As an example consider the two input NAND Gate with a fan-out of 5. To calculate the propagation delay for the high-to-low transition use tdx = 0.1 and ktdx = 1.8 so,

$$tPHL = \emptyset.1 + (1.8)(.25)(5) = 2.35 \text{ ns.}$$

- o A LOGIC SCHEMATIC is shown for the more complicated pre-routed macros and the software macros not shown.
- o **POWER SUPPLY MACROS** (PPØ1,PPØ2) must be shown on each circuit, while no connections to these macros are necessary one macro must be shown per power or ground pin.
- o DERATING CURVES are provided to account for changes in propagation delay as process, temperature and power supply vary.


3u SINGLE METAL GATE ARRAY MACROS


```
ı.
    INØl
          Single Pre-Routed Inverter
          Two Pre-Routed Inverters in Parallel
2.
    INØ2
3.
    INØ3
          Three Pre-Routed Inverters in Parallel
    INØ4
          Four Pre-Routed Inverters in Parallel
5.
    INØ5
          Five Pre-Routed Inverters in Parallel
    NAØ2
6.
          Pre-Routed Two Input Nand Gate
7.
    NAØ3
          Pre-Routed Three Input Nand Gate
8.
    NAØ4
          Pre-Routed Four Input Nand Gate
9.
    NAØ5
          Pre-Routed Five Input Nand Gate
10. NOØ2
          Pre-Routed Two Input Nor Gate
11. NOØ3
          Pre-Routed Three Input Nor Gate
12. NOØ4
          Pre-Routed Four Input Nor Gate
13. NOØ5
          Pre-Routed Five Input Nor Gate
14. AAØ2
          Pre-Routed Two Input And Gate
15. AAØ3
          Pre-Routed Three Input And Gate
16. AAØ4
          Pre-Routed Four Input And Gate
17. ORØ2
          Pre-Routed Two Input Or Gate
          Pre-Routed Three Input Or Gate
18. ORØ3
19. ORØ4
          Pre-Routed Four Input Or Gate
20. ENØ1
          Pre-Routed Exclusive Nor Gate
21. EOØ1
          Pre-Routed Exclusive Or Gate
22. DFØ1
          Pre-Routed D Flip Flop
23. DFØ2
          Pre-Routed D Flip Flop With Asynchronous Active Low Set
24. DFØ3
          Pre-Routed D Flip Flop With Asynchronous Active Low Reset
25. DFØ4
          Pre-Routed D Flip Flop With Asynchronous Active Low Set And
          Active Low Reset
          Pre-Routed D Flip Flop With Asynchronous Set
26. DFØ5
27. DFØ6
          Pre-Routed D Flip Flop With Asynchronous Reset
28. DFØ7
          Pre-Routed D Flip Flop With Asynchronous Set and Reset
29. DLØ1
          Pre-Routed Latch with Q and QN
3Ø. DL18
          Pre-Routed Latch With Set and Reset
31. DL19
          Pre-Routed Latch With Set
32. DL1A
          Pre-Routed Latch With Reset
33. DL1B
          Pre-Routed Latch With Active Low Set
34. DL1C
          Pre-Routed Latch With Active Low Reset
35. DL1D
          Pre-Routed Latch With Acive Low Set and Reset
36. ANØ1
          Pre-Routed And Nor Gates
37. ANØ2
          Pre-Routed And Nor Gate
38. ANØ3
          Pre-Routed And Nor Gate
39. ANØ4
         Pre-Routed And-Nor-Nor Gate
40. ONØ1
          Pre-Routed Or-Nand Gate
41. ONØ2
         Pre-Routed Or-Nand Gate
          Pre-Routed Or-Nand Gate
42. ONØ3
43. ONØ4
          Pre-Routed Or-Nand-Nand Gate
44. AOØ1
          Pre-Routed And-Or Gate
         Pre-Routed Set-Reset Nand Gate Latch
45. RSØØ
46. RSØ1
          Pre-Routed Nor S R Latch
```

Pre-Routed Inverter Driving A Transmission Gate

47. ITØ2

- 48. IIIl Pre-Routed Clock Driver With A Single Inverter Followed By A Single Inverter
- 49. II12 Pre-Routed Clock Driver With A Single Inverter Followed By
 Two Inverters in Parallel
- 50. III3 Pre-Routed Clock Driver With A Single Inverter Followed By Three Inverters In Parallel
- 51. II21 Pre-Routed Clock Driver With Two Inverters In Parallel Followed By A Single Inverter
- 52. II22 Pre-Routed Clock Driver With Two Inverters In Parallel Followed By Two Inverters In Parallel
- 53. II31 Pre-Routed Clock Driver With Three Inverters In Parallel Followed By A Single Inverter
- 54. IOØ5 Tri-State Input-Output Buffer
- 55. IIF3 Pre-Routed TTL Lever Translator
- 56. IIFØ Pre-Routed Inverting Schmitt Trigger
- 57. IB13 Input Pad With Protection Diode
- 58. IB14 Input Pad With Protection Diode With P-Channel
- 59. IB15 Input Pad With Protection Diode With N-Channel
- 60. OB03 CMOS Output Buffer
- 61. OBØD Tri-State Output Buffer
- 62. OBØ7 Open Drain Output Buffer
- 63. PPØl VSS Ground Pin
- 64. PPØ2 VDD Power Pin
 Power Supply Voltage Derating Curve
 Process And Temperature Derating Curve





Secrets of CMOS gate-array delay specs

Understanding how process parameters, temperature, fanout, and power-supply variations affect the operation of CMOS gate arrays is essential for design success

> Michael Friedman Senior Applications Engineer American Microsystems Inc. Santa Clara, CA

he recent proliferation of gatearray vendors and the lack of industry standards for gate arrays can easily mislead the potential customer. Especially disturbing are the inadequate ways that propagation delays are often specified. Some vendors specify merely ill-defined, socalled typical values, which could mean almost anything-often a value that is just a nominal starting point from which deratings should be made. Others may give only maximum delays at some nominal power supply and temperature, and an often unspecified load.

But circuits should always be designed to meet electrical performance requirements under the most stringent conditions. Accordingly, meaningful propagation-delay data should include the effects of the maximum expected operating temperature, the load (or fanout) on the gate (or other logic element). and the minimum power-supply voltage-in other words, worst-case operating conditions. Since CMOS represents the bulk of today's semicustom gate-arrays (see "CMOS revisited"), a 4-bit binary counter gate-array design (see Fig. 1) is analyzed with the help of the manufacturer's properly supplied propagation-delay data.

In the counter, propagation delays of a series of logic circuits determine the critical timing of signals transferred among the D-type flipflops (see Fig. 2). The most critical path for this counter is from the output of the least significant bit (LSB) flip-flop, D1BAR, to the input of the most significant bit (MSB) flip-flop, D4IN. The signal must propagate along this path, and set up flip-flop FF₄ in one clock cycle. The path is shown isolated in Fig. 2a.

Note that inverter A, the first logic element in the critical path, has a fanout of four, or a load of





Fig. 1. A 4-bit binary counter fabricated with CMOS gate-array elements is analyzed for its critical propagation-delay paths. The worst-delay in the circuit termines the circuit's maximum counting speed.



(b)

four logic elements, which is indicated by vertical line number three, plus an input to the next element, a three-input NAND gate. This gate drives an XNOR gate's inputs, which constitutes a load of two because the gate is implemented with several simpler gates (see Fig. 2b). Also, the FF₄ flip-flop presents a four-unit load.

When each element's average propagation delay (see Fig. 2c)—which accounts for the required load at 25°C operation—and a 5-V power supply are added, the overall delay of 13.50 ns translates into a maximum allowable clock frequency of 74.07 MHz. This calculation, however, is an oversimplification. Dramatic changes in propagation delay occur as process, temperature, and power-supply vary—common events in the real world.

To quickly evaluate changes in propagation delay as process temperatures, and power-supply voltage vary, American Microsystems Inc., of Santa Clara, CA developed a set of derating curves for its gate-array products. These are based on data gathered from measurements made on large numbers of production samples of logic elements. The measurements were corrolated and normalized into two derating plots-one for delay as a function of process and temperature (at 5-V power supply) and the other as a function of powersupply voltage (at 25°C).


As an example of how the derating curves are used, reconsider the critical path of the four-bit counter, where the propagation delays provided were at a supply voltage, $V_{\rm DD}$, of 5 V at 25°C and totaled 13.50 ns.

Nominal (typical) Propagation Delays for Individual Logic Elements

DEVICE .	LOAD	TYPICAL PROPAGATION DELAY (ns)
Clock to Q	1	3.36
Inverter	4	1.90
3-Input NAND	2	2.51
Exclusive NOR	4	3.21
Set-up (MSB)		2.52

Fig. 2. The counter's most critical path is from CLK Input of the least significant-bit flip-flop to the output setup time of the most-significant-bit flip-flop(a). Because an XNOR is made up of several gates (b), it presents a standard fanout load of two on each of its inputs. Similarly, FF4's D input represents four loads, as noted in the propagation-delay table (c).

(c)



comes $t_{PD} = 2.3 \times 15.39 = 35.40 \text{ ns},$

 $C_L = load capacitance (typical-$

that the dynamic behavior of a CMOS gate can be modeled by a series

But if V_{DD} is only 4.5 V, what is the delay along this path? Figure 3 can provide the ratio of the propagation delay at 4.5 V normalized to 5 V as follows:

$$\frac{V_{DD} at 4.5 V}{V_{DD} at 5.0 V} = \frac{1.14}{1.00} = 1.14$$

Accordingly, the new propagation delay is derated to $t_{PD} = 1.14 \times 13.50$ = 15.39 ns, and the new maximum operating frequency is 64.98 MHz.

But an operating temperature of 25°C is unrealistic. Moreover, since so-called typical process parameters are seldom clearly defined and a reliable design is desired, derating to worst-case process parameters should be the next step. For the propagation delay of the worst-case process parameters, and a maximum temperature of, say, 70°C, the normalized propagation delay ratio is shown in Fig. 4:

 $\frac{\text{Worst case at 70°C}}{\text{Typical case at 25°C}} = \frac{2.3}{1.0} = 2.3$ Worst case at 70°C

With this additional derating factor, the new propagation delay be-

Fig. 4. Increasing temperature also derates (increases) a gate-array element's propagation delay. Of course, the worst-case process curve is usually used when checking a design.

and the maximum operating frequency is 28.25 MHz. Under these worst-case conditions, the maximum operating frequency is more than 2.5 times slower than under typical conditions (74.07 MHz versus 28.25 MHz.

The nominal propagation delays

Fig. 3. The normalized propagationdelay derating curve shows that delay increases as the power-supply voltage, VDD, decreases.

in Fig. 2c came from the manufacturer. AMI supplies data sheets for all logic elements (called functional macros), compiled as a gatearray cell library in a form similar to Fig. 5.

The data includes a table of propagation delays versus capacitive loading. Data for fanouts range from one to four loads and often to six loads. Additionally, data is supplied so that propagation delays can be calculated for fanouts that exceed the provided range:


Propagation delay $(t_{PD}) = tdx$ + ktdx•C_L

tdx = intrinsic propagation delay with zero fanout

ktdx = capacitive multiplication factor

ly 0.25 pf per gate input) This equation results from the fact

RC networks, in which the resistance is simply the on-impedance of the p- or n-channel transistors and the output load is a function of the fan-



THREE-MICRON GATE-ARRAY PROPAGATION DELAY VS. TEMPERATURE

out's load and wiring capacitance. Note in Fig. 5 that the propagation delays differ for rising and falling signal edges. To explain this phenomenon, consider the output of a CMOS circuit which typically is like that of an inverter (see Fig. 6). Under quiescent conditions, one of the transistors is cut off, whereas the operating point for the complementary transistor lies in its linear, or nonsaturated, portion of the current-voltage characteristic curve. But it does so at zero current (P₁) because the first transistor is cut off.

Thus when the n-channel transistor is off and the p-channel is on, the output load capacitance charges to the supply-rail voltage $V_{\rm DD}$. Should the gate voltage, $V_{\rm G}$, suddenly be raised to $V_{\rm DD}$, the operating point will first move to P_2 as current flows in the n-channel transistor. This happens because $V_{\rm DD}$ is still across the n transistor, since capaci-

INVERTER

A Q
1 0
1 0
0 1
INPUT LOADING: 1-STANDARD LOAD (0.25 pF)

DELAY VS CAPACITANCE

FANOUT (pF)	(.25)	2 (.5)	3 (.75)	4 (1.0)	
T = 25°C	Typical Propagation Delays (nS)				
rise — 0 to 1	3.5	5.1	6.6	8.1	
fall — 1 to 0 (logic levels)	0.9	1.7	2.6	3.5	

Tdx	Ktdx
2	6.12
0	3.47

Fig. 5. A gate-array manufacturer should supply comprehensive data sheets for each logic element in its library. While this example may not be current data, it is representative of the kind of information that should be supplied.

tor C cannot change its voltage instantaneously. Simultaneously, the p-channel transistor turns off, and the capacitor starts discharging. When the voltage across the drainsource terminals of the turned-on n-channel device reaches a point where $V_{DS} = V_G - V_T$ (V_T is the

CMOS REVISITED

The basic logic circuit in CMOS technology consists of one p-channel and one n-channel transistor connected in series between the V_{DD} and the V_{SS} power-supply rails (Fig. a). The n-channel transistor is fabricated in a p-well substrate and connected to the most negative supply in the circuit; the p-channel transistor is connected to the most positive supply.

When the gate voltage, V_G, of either transistor is equal to its substrate voltage, the device turns off. But it becomes conductive as the gate voltage moves away from the substrate voltage (to the opposite polarity) and exceeds the threshold voltage, V_T, to form a conducting channel between drain and source.

The transistor's geometry dopant concentration, gate-oxide thickness, and substrate conductivity determine the threshold voltage. An increase in either the thickness of the oxide over the channel region or the impurity concentration in the channel region, increases the gate voltage required to form a conducting channel. An increase in threshold voltage lowers both the transistor's speed and drain-source current. Thus a manufacturer's goal is to keep V_T as low as possible.

In the conductive region, initially, the current varies almost linearly as the voltage between the transistor's source and drain, V_{DS} , increases (Fig. b). But soon, when $V_{DS} + V_T = V_G$, the electric field developed in the oxide near the drain end of the channel is insufficient to attract additional current carriers, and the channel becomes pinched-off, or saturated. The drain current thereafter remains almost constant with increasing drain voltage.

Accordingly, the three operating regions of a MOS

transistor and the current, I_{DS} , that flows are determined by the relationships among V_G , V_{DS} , and V_T :

· Cut-off

$$|V_{G}| < |V_{T}|$$

$$I_{DS} = 0$$

Non-linear

$$\begin{aligned} & 0 < |V_{DS}| < |V_{G} - V_{T}| \\ & I_{DS} = & \frac{m \in_{O} \in_{OX} W}{t_{OX} L} \left[(V_{G} - V_{T}) V_{DS} - \frac{V_{DS}^{2}}{2} \right] \end{aligned}$$

Saturation

$$|V_{T}| < |V_{G}| < |V_{DS}| I_{DS} = \frac{m \in_{O} \in_{OX} W}{2t_{OX} L} (V_{G} - V_{T})^{2}$$


m = average surface mobility of holes or electrons

tox = thickness of oxide over the channel

€ox = permittivity of the oxide

€o = permittivity of free space

L = channel length W = channel width






Fig. 6. The output of a CMOS inverter with its capacitive load (a) is typical of all CMOS logic elements, as is the switching cycle (b) through which it passes.

transistor's threshold voltage) the transistors enters the nonsaturated region, P₃, until the capacitor is fully discharged.

The low-to-high transitions follow a similar pattern, but the delays are longer than for the high-to-low transitions just described. The main factors affecting the switching-cycle speed of a CMOS output circuit are the amount of charge stored in the output capacitance and the drain-tosource current-voltage characteristics of the specific switching transistor.

Clearly then, it must be the different n- and p-channel characteristics that account for the different propagation speeds; the load switched is the same in both cases. The conductance of n-doped silicon is about 2.5 times that of equally doped p-type

material. Therefore, internal capacitances (and leakage current) are not equal for transistors having the same on-resistance. The p-channel device must be about 2.5 times larger to equalize the on-resistance, and correspondingly, it also has more capacitance. As a result, the low-to-high switching sequence, when the p-channel turns on is slower because of its larger capacitance.

Thus, with the typical propagation delays corrected for fanout in accordance with the data sheets the manufacturer should supply for each macro function in its library, and a set of derating curves, the worst-case propagation delays over operating temperature, voltage, and process parameter ranges can be realistically evaluated. Then the actual throughput of a prospective semicustom implementation can be reliably predicted before the circuit is committed to silicon.

The channel length, L, is the tiny spacing between the drain and source regions—in the order of 1 to 5 μ m—and is the important geometrical dimension used to characterize FETs and established by the manufacturer's processing capability. A decrease in this dimension increases both I_{DS} and speed and, of course, reduces the die area.




Fig. b. Drain characteristics of a PMOS transistor

Capacitive loading on a transistor slows down switching transition time. Therefore, the increased I_{DS} has an added advantage of enabling the charging and discharging of the capacitance load more quickly, thereby counteracting the slowing effect of the capacitance.

Another processing and speed factor that strongly affects lps is the mobility (m) of the current carriers in the doped silicon. The mobility is a measure of the average drift speed of the carriers through the silicon lattice. It is heavily dependent on the type of carrier (electron or hole) and the level of doping, and it varies with temperature. Close control of the doping level is important for a uniform, reliable product.

Less controllable is the effect of temperature on speed. The energy levels in the band gap of a semi-conductor are temperature dependent. Thus, the threshold voltage also varies with temperature. Generally, an increase in temperature results in a decrease in the absolute value of the threshold voltage which, by itself, would increase switching speed and lps. However, a rise in temperature also reduces carrier mobility, which then strongly reduces both lps and speed. Mobility has a dominant effect on device speed, and despite a decreasing threshold voltage, device speed decreases as temperature rises.

Finally, the effects of the power-supply voltage can be established from the supply's influence on V_G. The gate voltage of a CMOS inverter can swing across the full-supply range (from V_{SS} to V_{DD}). Therefore, any increase in power-supply voltage also increases V_G. This change corresponds to an increase in I_{DS} (see equations) and also increases device speed.

Sant Serie Ser ٠

CMOS gate-array circuits yield low-cost programmable logic

For applications requiring reduced power consumption, small size and high reliability, CMOS gate arrays yield devices that compare favorably in cost and performance with programmable array logic.

Saeed Kazmi, VLSI Technologies Inc, and Michael Friedman, American Microsystems Inc

When designing logic for fuse-programmable circuits, consider the power and cost savings that CMOS gate arrays can offer. For instance, in a video-controller example, a single array replaces eight programmable-array-logic devices, cuts power consumption by a factor of 30 and reduces by half the controller's cost. For other applications, gate arrays can replace considerably more programmable-logic devices, as long as your speed specifications don't rule out CMOS.

Consider first the tradeoffs between gate arrays and programmable logic. If you desire low system cost, low power consumption, design flexibility and high reliability, then CMOS gate arrays are preferable to fuse-programmable logic arrays (FPLAs) or Monolithic Memories' PAL devices. In cases where high speed, fast turnaround or low volume are the main considerations, bipolar programmable logic is likely to offer the better solution.

PAL circuits and FPLAs are standard, off-the-shelf products, requiring as an initial investment only a PAL/FPLA programmer. Once you have simulated the logic and implemented it in the proper form, the time required to customize a chip by blowing fuses is relatively short.

For gate arrays, you must send out for masks and wait several weeks for prototypes. Advances in CAD software, however, are continually reducing development time. Manufacturers currently offer turnaround times, from logic diagrams to working prototypes, of six to eight weeks. The turnaround time includes logic




Fig 1—The density of gates on silicon devices has increased steadily. The complexity of PAL/FPLAs fits in between MSI and LSI, while gate arrays approach VLSI.

conversion, logic simulation, layout, metal-mask generation, processing and testing. Unlike fuse-programmable devices, whose logic must be transformed into AND/OR logic, gate arrays have uncommitted transistor pairs, and the logic can be implemented in its original form.

Gate arrays have advantages

Fig 1 shows increasing levels of silicon integration in various types of chips. PALs and FPLAs typically have 50 to 250 gates, while gate arrays generally contain 200 to 8000 gates. Just as one fuse-programmable device can replace four to six SSI or MSI chips, a single gate array can take the place of several PALs or FPLAs.

The average silicon utilization of a gate array is 80%, but only 50% for PALs or FPLAs. With greater numbers and densities of gates, the level of gate-array integration is an order of magnitude beyond that of PAL devices or FPLAs. If your application requires 4000 gates, for example, you'll need 20 to 30 fuse-programmable arrays, but only one gate array.

In addition to a higher level of integration, gate arrays have several other advantages over fuse-programmable logic. Gate arrays provide maximum pinout flexibility, which eases board layout. You can define each pad and its associated peripheral cell and use it as an input, output, 3-state buffer or power-ground pin. PAL circuits and FPLAs, on the other hand, usually have fixed input, output and power-ground pins, although some models have programmable I/O pins. Also, PALs and FPLAs have 28 pads at most; gate

arrays can have as many as 180 pads.

The core structures of fuse-programmable devices and gate arrays are significantly different: PAL devices and FPLAs use global connectivity; gate arrays use local connectivity. With global connectivity, you can connect any input line to one or more product lines, and vice versa. Unless you blow the fuse, the intersection of each input and product line is a contact. Although this approach is flexible, you waste real estate, because only a few outputs are connected to each input. Because you can't move inputs, outputs and such devices as flip flops, fuse-programmable logic requires global connectivity.

The local connectivity used in gate arrays results in efficient use of real estate (Fig 2). Because you may place devices anywhere on a gate array, you can optimize the interconnect area. For arrays of less than

What do gate arrays, PALs and FPLAs do?


Standard cells, gate arrays and fuse-programmable logic each let you tailor a chip without starting from scratch. When using standard cells, you must customize the entire mask set to your requirements. Although this approach offers great design flexibility, the engineering costs and design time aren't much less than they would be for a fully customized layout. You can cut the design cycle and reduce engineering expense by using either gate arrays or fuse-programmable logic.

Fuse-programmable logic (also called field-programmable logic) comprises two subcategories: programmable array logic (PAL circuits) and field-programmable logic arrays (FPLAs). Both employ similar design philosophies, but they differ in architecture. In both cases, you must configure Boolean equations in a sum-of-products form, because PAL devices and FPLAs consist of AND and OR arrays. A language like PALASM can convert logic equations directly into fuse patterns.

In PAL circuits, the AND array is programmable, but the OR array

is fixed (see figure, part a). Both the AND and the OR arrays are programmable in FPLAs (b). PAL circuits and FPLAs are standard off-the-shelf products. You can customize them by selectively blowing fuses with a PAL/FPLA programmer. Both device types are generally fabricated with bipolar technology.

Gate arrays consist of uncommitted transistor-pair cells (c), ar-



You selectively blow fuses to program PALs and FPLAs. For PALs, you program only the AND array; for FPLAs, you specify both AND and OR arrays. Uncommitted transistor pair cells are used in gate arrays for maximum flexibility in pinout assignments.

BC-

in

ay

an

300 gates, the connectivity type makes little difference. Beyond 1000 gates, global connectivity becomes impractical.

With local connectivity, gate arrays have a limited number of routing tracks between rows of cells. Because in most cases more interconnects exist at the center of an array than at the periphery, routing-track densities often vary within an array. For example, the 3-µm, double-metal CMOS gate array used in a video controller may have 12 routing tracks in the middle of the core but only six tracks around the periphery.


PAL devices and FPLAs can't continue to use global connectivity if gate densities are to be increased. Chip designers are developing devices that use a combination of local and global connectivity, but at the cost of design flexibility.

Another constraint of PAL architectures is the fact

that a common input clock serves all registers, rendering PALs unsuitable for asynchronous logic operations. PAL circuits also lack an asynchronous preset and clear function. One other drawback of PAL circuits and FPLAs is that each flip flop is associated with an output; if you make a chain of flip flops, you'll be forced to waste the associated outputs. The gate-array-based circuit, however, can perform any type of synchronous or asynchronous logic. The number of inputs to any gate is limited only by speed considerations.

CMOS technology conserves power

Because PAL devices and FPLAs are typically produced with bipolar technology, they are fast and have high drive capability, but they dissipate a considerable amount of power. CMOS gate arrays are not as fast and their drive capability is lower, but the power dissipated



ranged in a matrix of rows and columns that are separated by routing channels. Most of the pads are uncommitted, so you have maximum flexibility in pinout assignments.

Vendors fabricate stock gate arrays by processing wafers to the first metal deposition. In your layout, you connect the uncommitted

cells and route the channels according to your specifications. The vendor generates a mask with your layout information and then customizes the prefabricated wafers by etching the metal according to your pattern. The current standard technology in gate arrays is 3-µm silicon CMOS, with either single- or double-layer

metal options.

Several programs create a prototype gate array from a logic diagram. First, you must convert the bipolar PAL into the equivalent CMOS gate-array logic. When you enter the schematic, you generate a net list that creates AMI CAD Technology's BOLT (Block Oriented Logic Translator) database. With this database, you can verify the logic with the company's SIMAD program and verify the timing with its Path program. You can also use the BOLT database to place and route the layout automatically. After layout, you calculate the line capacitance with AMI's Capacitance program. By entering the line capacitances into AMI's Delay program, you can calculate path delays. You can also run the Sentry test program with test vectors from SIMAD.

After you are satisfied with a layout, you produce a patterngeneration tape for fabricating the metal mask. Total development time, from submission of your logic diagrams to reception of your first silicon prototypes, should be six to 10 weeks.




Fig 2—The global connectivity used in programmable-logic devices consumes increasingly large amounts of real estate as the gate density rises. The local-connectivity design approach of gate arrays requires much less silicon for complex circuits.

is in the microwatt range. You can occasionally overcome the speed problem of gate arrays, however. Their architectural freedom allows the design of circuits with faster logic than is possible in PALs and FPLAs. For example, in sequential PAL circuits and FPLAs, a signal must go through a fixed number of levels, ie, through the input buffer, AND/OR gates, flip flops and output stage. In gate arrays, you determine the number of logic levels. Also, PALs and FPLAs have fixed output drive; in gate arrays, you can join several outputs in parallel to achieve higher drive capability.

The static power consumption of CMOS gate arrays is low because all the transistors are off. The gate power used under dynamic conditions is given by the equation

power consumption=(capacitance/gate area) ×(maximum operating voltage)²×(operating frequency).

The dynamic power dissipation of CMOS gate arrays is relatively low because, on average, only about 20 to 30% of the gates are switching at a given time. Furthermore, only a small percentage of those gates are switching at the highest frequency. Power dissipation in bipolar fuse-programmable logic devices is the same under static or dynamic conditions—about an order of magnitude more than that of CMOS gate arrays. Each product term, whether or not it's used, draws 0.5 to 1

mA, which can limit high-density PAL devices or FPLAs.

You personalize PAL devices and FPLAs by blowing fuses with a programmer. Losses usually occur during the programming operation, so you should structure these chips for ease of testing when you design a state machine. Because of the flexible architecture of gate arrays, you can implement additional circuitry at little cost.

Design a video controller

If your speed specifications don't rule out CMOS technology, you'll find that you can replace several PALs or FPLAs with a gate array. You can, for example, implement a video controller using a gate array instead of eight PAL circuits.

When you replace the eight PAL circuits with a gate array, the number of external pins decreases from 160 to 31, board space shrinks from 24.75 to 8.75 in.², and power consumption under dynamic conditions decreases from 7.56 to 0.11W. The maximum frequency remains 8 MHz, and the cost per gate falls by about a factor of two (see nearby table).

Fig 3a shows a video controller designed with fuseprogrammable logic. It consists of the eight PAL devices, a 2k×8-bit static RAM (the HM6116P), and a 5×7 character generator (the MM6055). The video-controller board is divided into two subsystems that share the RAM—in effect providing a multiport RAM. An ASCII code is entered into the system with an external device like a keyboard through a Write Only RS-232C port. The pointers Scrol and Cursor indicate where the code resides. Code is read out of the RAM from locations labeled Line and Character and transferred through a Read Only port to the character generator. The MM6055 generates characters to the screen. Reading occurs every cycle, even when nothing is written. The Read operation is continuous, so the picture stays stable. The Write operation is triggered by receipt of a special signal.

The dot-generator chip (a 20×8 PAL) is a shift register for the dots in a dot line of each character. DTCNT counts eight dots for each character. The character/cursor generator (a 20×10 PAL) sends the five least significant bits of the address to the RAM. The outputs called Character when reading from the RAM are renamed Cursor when writing into the RAM.

The scanner/line generator (a 20×10 PAL) produces the four most significant bits of the address to the RAM. The outputs that are identified as Lines when reading from the RAM are known as Scrol when writing to the RAM. The baud-rate generator (a 20×8 PAL) is a shift register. It loads the ASCII bits in serial form from the RXD line. The UART control (a 20×10

.te

:le

e

:0

PAL) generates the Sample pulses and the Ready signal when a code for a character is in the UART. It also detects a false Start signal. The RAM control (a 20×10 PAL) governs other functions of the RAM, such as the Read and Write timings, swapping, and end-of-line detection.

Convert the PAL design to a gate array


The redesigned video controller (Fig 3b) consists of a gate array and the same HM6116P RAM and MM6055

character generator used in the PAL design. All functions carried out by the PAL circuits are implemented in a single gate array.

The first steps in converting a PAL circuit to a gate array are partitioning the system and determining the pin count. Because of their complexity, the RAM and the character generator in the PAL design aren't included in the gate array, and you must provide a pinout option to connect the gate array with these two external components. Because you are integrating the eight

VIDEO-CONTROLLER DESIGN COMPARISON

	PALS	GATE ARRAYS
PART TYPES	6 20 × 10 PALs 2 20 × 8 PALs	GA-1500
NUMBER OF ICS	_8	. 1
NUMBER OF PINS	_160	
POWER	7.56W	0.26 mW (STATIC) 0.11W (DYNAMIC)
SPEED	8 MHz	_ 8 MHz
BOARD AREA	24.75 IN,2	8.75 IN.2
APPROXIMATE COST (HIGH VOLUME)	\$0.02/GATE	50.01/GATE
DEVELOPMENT STEPS	LOGIC CONVERSION LOGIC SIMULATION PROGRAMMING TESTING	LOGIC CONVERSION LOGIC SIMULATION LAYOUT TO PG TAPE PROCESSING TESTING
COST	DATA NOT AVAILABLE	APPROX \$10,000 TO \$20,000
TIME	DATA NOT AVAILABLE	APPROX 3 TO 10 WEEKS






Fig 3—You can implement a video controller with PALs or gate arrays. The GA-1500 gate array in b simplifies the circuit and replaces the eight PALs in a.




Fig 4—PALs consist of AND/OR logic; CMOS gate arrays use a NAND/NOR design, with NAND preferred to NOR. In a typical example of converting PALs to gate-array logic, two AND gates going into an OR become three NANDs (a). Because CMOS has less fan-in and fan-out capability than bipolar, gates in PAL designs that have more than five inputs or outputs must be broken down for gate-array logic (b and c). Three-state and I/O buffers are slightly more complex in their gate-array versions than in their PAL implementations (d and e).

PAL devices onto a chip, all the interconnections between the PAL circuits will be unnecessary in the gate array. You will need at least two pins for power and ground, depending on current and power-dissipation requirements. Extra peripheral cells might be required if you need higher output drive.

The next step is to determine the gate count. Before you can determine the actual gate count, you must convert the bipolar TTL of the PAL design into its equivalent CMOS gate-array logic. The internal structure of PAL devices consists of AND/OR logic, which can be directly translated into NAND/NOR logic in gate arrays (Fig 4a). NAND is the logic preferred in gate arrays.

As a result of their high drive capability, bipolar PAL devices can have AND gates with as many as 20 inputs. CMOS gates, with their large fan-in, must be subdivided into smaller gates to optimize performance (Fig.

4b). As a rule of thumb, you should restrict to five the maximum number of inputs for a NAND/NOR gate in a CMOS array. The loading of each gate requires careful checking. Normally, internal gates drive four loads at most, although there is no limit to the number of loads that a gate can drive in applications where speed is unimportant. If a gate's fan-out is more than four loads, as is usually the case with clock drivers, you must provide proper buffering to increase the drive capability and meet the speed specifications. You can have higher drives simply by connecting devices in parallel (Fig 4c).

To convert TTL input levels to CMOS, you can use a structure similar to a 3-input NOR gate. A D-type flip flop in a PAL device can be implemented directly in a gate array by adding a Set or Reset signal. To make an internal 3-state buffer, you can simply use transmission gates (Fig 4d). You can design I/O buffers connecting the data bus with external devices by using output buffers and six internal gates (Fig 4e). If high drive is required at the output, you can connect two or more buffers in parallel. After you have completed the logic conversion from bipolar to CMOS, you are ready to make an accurate gate count. In the video-controller example, the equivalent gate count for the eight PAL devices is 1340 gates. Once you have determined the gate count and the pinout pattern, you can select a gate array that meets your ac and dc specifications.

Check your design parameters

To interface with the outside world, the video controller must convert from TTL to CMOS. You can achieve a logical low-input voltage (VIL) of 0.8V and a logical high-input voltage (VIH) of 2.0V on the CMOS gate array by using a 3-input NOR structure. Another difference between bipolar and CMOS devices is that the 20×10 PAL has a logical low-output current (IoL) of 24 mA at 0.5V, while the gate array furnishes 3.2 mA at 0.4V. If a higher IoL figure is needed in the gate array, you should join multiple outputs in parallel. The supply current (I_{CC}) for each 20×10 PAL is 180 mA at 5.25V and is fixed. In gate arrays, the dynamic supply current depends on gate utilization. In any case, the supply current (I_{DD}) in CMOS gate arrays is an order of magnitude less than that of the equivalent PAL circuit and is not an issue when converting PAL devices into gate arrays.

PAL devices have a fixed input-to-output delay of 40 nsec. Gate arrays have a flexible I/O structure and can be designed so that the input-to-output delay is lower or higher than that of PAL devices. Maximum clock rate in the video controller is 3 MHz. This speed requirement is easily met in both PAL devices and gate arrays. Current 3-µm CMOS single-metal gate-array

ay 184

BIRKNE FOUDT LINES/SCROL GENERATOR MMI SUNNYVALE, CALIFORNIA CK / SWAP SCANO SC /LINES2 NI /INIT SCAT /LINESO /SCHOLI ACOS NC /WRITE /LINEST /SCROL2 /LINE SCANI 9,7,10,75.2 /INCSR GND /OC /SCROLO /LINES3 /INITS /OE// VCC LINES3 /SWAP*/INITS*LINES 3 SWAP*/INITS*SCROL3 SWAP WITH SCROL /SWAP*/INITS*H255*/LINE 4 SCAN3*SCAN1*SCAN0 : INC (12 DOT LINES) . LINES2. LINES1. LINES0 : INC (LF) /SWAP*/INITS*INCSCR LINES2*LINES1*LINES0 : HOLD : SWAP WITH LINES SCROL3 /SWAP*/INITS*SCROL3 1 ... SWAP*/INITS*LINES3
/SWAP*/INITS*INSCR
*SCROL2*SCROL1*SCROL0 : INC (LF OR CHAR = 47) : INITIALIZE INITS , INITIALIZATION SIGNAL INITS INIT : H255 ENABLE THREE STATE OF RAM OE /WRITE DQ > 0 22 INITS DQ > 0 21 LINES a 20 SCROL DQ (b) CLK -WRITE ᇰᅘ OINITS 0 O LINES 3 DQ 0 O SCROL 3 ₫ (c)

Fig 5-For a PAL-based design, start with a specification (a) that you can convert into a logic diagram (b). You can remove the

unused logic of the programmable-logic circuit during gate-array layout (c), thus offsetting the increased levels of logic required by

EDN OCTOBER 31, 1984

CMOS's lower fan-in and fan-out capability.

The state of the s

PAL20X10

families can operate with a 30-MHz clock rate under worst-case commercial and process conditions; 3- μ m CMOS double-metal families work at frequencies to 37 MHz. PAL circuits and gate arrays are fairly compatible for other ac and dc parameters.

Fig 5a shows a PAL design specification as a demonstration of how to convert from PALs to a gate array. Line 1 in the specification shows the PAL type. The pin list starts on line 5 with the logic equations written in the sum-of-products form. Note that the active-Low PAL devices have an inversion at the output, but the equations are written before the inversion. Consequently, the polarity of the output pins in the pin list and in the equations is always opposite. In gate arrays, you can write the equations in active High or Low form because the restriction of inverted outputs doesn't

Bipolar PAL devices can have many inputs to a gate without degrading the gate's ac performance. In CMOS gate arrays, you'll slow the circuit if you increase the number of inputs to a gate. An increase in series resistance that slows the charging and discharging of the output node causes this decline in performance. The standard procedure is to limit to five the number of inputs to a CMOS device. One product term of the PAL device in the video controller has a 10-input AND gate. When implemented in the gate array, two 5-input gates replace the 10-input device (Fig 4b). This increases the number of logic levels, but the total delay stays within the range of the specified clock rate.

Compare PAL and gate-array logic

Fig 5b shows a portion of the PAL diagram. The horizontal lines ending in AND gates are product terms and the vertical lines are inputs. The Xs mark intact fuses. An X inside a gate indicates an unused gate. All flip flops have a common clock, and all outputs have a common Chip Enable. Inputs are fed into the array as true and complement. The output of the flip flop is also fed back into the array as true and complement.

Fig 5c gives the gate-array version of the logic. By removing the unused logic in the case of output \overline{OE} , you can simplify three levels of logic. Because NAND logic is preferred for CMOS gate arrays, you should implement the \overline{INITS} output with a NAND gate. As discussed earlier, you must break the 10-input AND gate into two 5-input AND gates on output $\overline{Lines3}$. You must also change the overall AND/OR structure to NAND/NOR logic, increasing the path delay by one logic level. Similarly, for $\overline{Scrol3}$, you replace the 6-input AND gate with a 4-input gate and a 2-input gate.

PAL devices use one clock signal and transfer data at the rising edge of the clock. Gate arrays aren't limited to a single clock and can transfer data on the rising or

falling edge of a clock. The same is true of the Output Enable pin. PAL circuits don't have asynchronous preset and clear functions, but you can implement such functions in gate arrays without adding gates. These functions were used in the video controller.

PAL design specifications include testing information in the form of a function table that contains input stimuli and output test vectors. The same information can be used by AMI CAD Technology's (Santa Clara, CA) gate-array logic-verification program, called SIMAD (Logic Simulator with Assignable Delays) to generate test programs.

The gate-array implementation of the controller requires 1340 gates and 31 I/O pins. You can implement this logic on the GA-1500 array, which has 1500 gates and 64 I/O pins. The gate utilization is 89% (gate utilizations average approximately 80%). The next level of array complexity is provided by the GA-2000, which contains 2000 gates and 74 I/O pins. Both arrays are made with 3-µm, oxide-isolated CMOS technology. EDM


Authors' biographies

Saeed Kazmi is an applications manager at VLSI Technologies Inc (San Jose, CA), where he concentrates on technical communication between designers and customers of gate arrays. After graduating with a BA in electrical engineering from the University of Karachi, Pakistan, in 1972, he received his MS degree in electrical engineering



from Oregon State University in 1976. Before joining VLSI Technologies, Saeed worked for American Microsystems and Monolithic Memories. He likes to travel.

Michael Friedman is an applications engineer at American Microsystems Inc (Santa Clara, CA), where he specializes in technical-feasibility studies and marketing support. Mike came to AMI from Intersil. He is a graduate of the University of Michigan, where he studied engineering physics, and he is presently studying for an MBA from the University of Santa Clara. Mike



versity of Santa Clara. Mike enjoys golf, traveling and camping.

Article Interest Quotient (Circle One) High 479 Medium 480 Low 481



August 1984

JU SINGLE - METAL HCMOS GATE ARRAYS

Description:

Single Pre-Routed Inverter

Logic Symbol	Truth	Table	Input	Loading
	A	Q	Logic Input	Equivalent Unit Loads
A - O	H L	L H	A	1
	,			

Equivalent Gate Count: 1

Bolt Syntax:

Q .INØl A;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	ımber	of Ur	nit Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	1.6	2.4	3.1	3.8	6.7
1 4 124 1 6 4 8	^t PHL	Ø.1	Ø.5	Ø.9	1.2	2.6

Intrinsic	Parameters
tdx ·	ktdx
Ø.9	2,92
ø.ø	1.43

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Two Pre-Routed Inverters In Parallel

Logic Symbol	Truth	Table	Input Loading		
INOS	A	<u> </u>	Logic Input	Equivalent Unit Loads	
A - 0	н	L	A	2	
	L	Н			
	4.				
	12				
		1		¥. 34	

Equivalent Gate Count: 1

Bolt Syntax:

Q .INØ2 A;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nun	nber o	of Un	it Loa	ids
FROM TO		1	2	3	4	8
Any Input Q	^t PLH	1.ø	1.4	1.8	2.2	3.7
	t _{PHL}	Ø.1	Ø.3	Ø.6	Ø.8	1.7

Intrinsic	Parameters.	ş
tdx	ktdx	
Ø.6	1.55	
ø.ø	Ø.9Ø	

Propagation Delay Equation: tpx = tdx + ktdx * CL



August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Three Pre-Routed Inverters in Parallel

Logic Symbol	Symbol Truth Table		Input Loading		
Wilder S	AQ_	Logic Input	Equivalent Unit Loads		
A - Q	H L L H	A	3		
, a 4					

Equivalent Gate Count: 1.5
Bolt Syntax: Q .INØ3 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nur	nber o	of Un	it Loa	ads
FROM TO		4	3.	12	16	20
Any Input Q	t _{PLH}	2.Ø	3.1	4.3	5.5	6.7
	tPHL	Ø.2	Ø.9	1.7	2.4	3.1

Intrinsic	Parameters.
tdx	ktdx
Ø.8	1.20
ø.ø	Ø.72

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$ Unit Load = .25 pf including statistical wiring capacitance



August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Four Pre-Routed Inverters in Parallel

Logic Symbol	Truth Table	Input	Loading
IN04	A 1 0	Logic Input	Equivalent Unit Loads
A - 0	H L L H	A	4
*			

Equivalent Gate Count: 2.5
Bolt Syntax: Q .INØ4 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Numl	oer o	f Un	it Loa	ads
FROM TO		4	8	12	16	2Ø
Any Input Q	t _{PLH}	1.4	2.3	3.2	4.1	5.Ø
a I av Ahae	t _{PHL}	Ø.2	ø.8	1.4	2.0	2.7

Intrinsic	Parameters.
tdx	ktdx
Ø.5	Ø.9ø
ø.ø	Ø.62

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Five Pre-Routed Inverters In Parallel

Logic Symbol	Truth Table	Input Loading
	AQ_	Logic Equivalent Input Unit Loads
A - N05	H L H	A 5
)		

Equivalent Gate Count: 2.5
Bolt Syntax: Q .INØ5 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Num	ber o	f Uni	t Loa	ds
FROM TO		Ā	8.	12	16	2Ø
Any Input Q	t _{PLH}	100		3.Ø		
	t _{PHL}	ø.1	Ø.6	1.2	1.7	2.3

Intrinsic	Parameters
tdx	ktdx
Ø.7	Ø.8Ø
ø.ø	Ø.54

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$ Unit Load = .25 pf including statistical wiring capacitance



August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Two Input NAND Gate

Logic Symbol	Truth Table	Input Lo	ading
,	A B Q	Logic Input	Equivalent Unit Loads
A - NAGE	L X H X L H H H L	Any Input	1
	* *		

Equivalent Gate Count: 1

Bolt Syntax: Q .NAØ2 A B; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.2	2.9	3.6	4.4	7.3
a street	^T PHL	Ø.5	1.Ø	1.5	1.9	3.8

Intrinsic	Parameters.
tdx	ktdx
1.4	2.95
Ø.1	1.84

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



August 1984

JU SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Three Input NAND Gate

Logic Symbol	Truth Table	Input Loading
A	ABCIO	Logic Equivalent Input Unit Loads
C NA03	L X X H X L X H H H H L	Any Input 1
	*	

Equivalent Gate Count: 1.5

Bolt Syntax:

Q .NAØ3 A B C;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.8	3.5	4.3	5 . Ø	8.Ø
1 2 1 1 11	t _{PHL}	1.2	1.8	2.4	3.Ø	5.4

Intrinsic	Parameters.
tdx	ktdx
2.0	2.97
ø.6	2.43

Propagation Delay Equation: tpx = tdx + ktdx * CL



August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description:

Pre-Routed Four Input NAND Gate

Logic Symbol	Truth Tal	ole	Input Lo	ading
	A B C D		ogic nput	Equivalent Unit Loads
â	L X X X	н д	any Input	1
D — NA04	X L X X	H		1
6	XXLX	H		1
81	X X X L	н		
	нннн	L		

Equivalent Gate Count: 2.5

Bolt Syntax:

Q .NAØ4 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nur	nber o	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	3.4	4.2	5.Ø	5.7	8.8
	t _{PHL}	2.2	3.Ø	3.8	4.6	7.9

Intrinsic	Parameters.
tdx	ktdx
2.6	3.Ø8
1.3	3.3ø

Propagation Delay Equation: tpx = tdx + ktdx * C1



August 1984

JU SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Five Input NAND Gate

Logic Symbol	Truth Table	Input Loading
A —	A B C DE Q	Logic Equivalent Input Unit Loads
A B C D NA05	L X X X X H	Any Input 1
-	X X L X X H	
	X X X L X H	
	X X X X L H	
	н н н н н г	

Equivalent Gate Count:

Q .NAØ5 A B C D E; Bolt Syntax:

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nur	mber o	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	3.9	4.7	5.5	6.3	9.4
	t _{PHL}	3.3	4.3	5.3	6.3	1ø.2

Intrinsic	Parameters.
tdx	ktdx
3.1	3.15
2.3	3.99

Propagation Delay Equation: tpx = tdx + ktdx * C1



NOØ2

August 1984

JU SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Two Input NOR Gate

Logic Symbol	Truth Table	Input Loading
	A B Q	Logic Equivalent Input Unit Loads
å = > • • •	L L H	Any Input 1
N005	X H L	
9.10	H X L	
		1

Equivalent Gate Count: 1

Bolt Syntax:

Q .NOØ2 A B;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nur	nber o	of Un	it Loa	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.8	4.Ø	5.2	6.4	11.3
	t _{PHL}	Ø.4	Ø.7	1.1	1.4	2.8

Intrinsic	Parameters.	
tdx	ktdx	
1.6	4.84	
Ø.1	1.37	

Propagation Delay Equation: $tpx = tdx + ktdx * C_1$



N0Ø3

August 1984

JU SINGLE - METAL HCMOS GATE ARRAYS

Description:

Pre-Routed Three Input NOR Gate

Logic Symbol Truth Table		Input Loading		
_A B C	Q	Logic Input	Equivalent Unit Loads	
LLL	н	Any Input	1	
ххн	L		- 11	
хнх	L		-	
нхх	L	•	1	
	A B C L L L X X H X H X	A B C Q L L L H X X H L X H X L	L L L H Any Input X X H L X H X L	

Equivalent Gate Count: 1.5

Bolt Syntax:

Q .NOØ3 A B C;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads			ds	
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	5.2	6.9	8.7	1ø.4	17.2
	t _{PHL}	Ø.6	1.ø	1.3	1.7	3.1

Intrinsic	Parameters
tdx	ktdx
3.5	6.82
Ø.2	1.44

Propagation Delay Equation: tpx = tdx + ktdx * CL



NOØ4

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Four Input NOR Gate

Logic Symbol	Truth Tabl	e Input l	.oading
	A B C D Q	Logic Input	Equivalent Unit Loads
	LLLLH	Any Input	1
D - H084	хххн г		
3	X X H X L		
	хнхх г		
	HXXXL	1	

Equivalent Gate Count:

Bolt Syntax:

Count: 2.5 Q .NOØ4 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads				
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	8.3	1ø.7	13.2	15.6	25.4
	t _{PHL}	Ø.7	1.Ø	1.4	1,8	3.3

Intrinsic	Parameters	
tdx	ktdx	
5.8	9.8ø	
Ø.3	1.5Ø	

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



NOØ5

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description:

Pre-Routed Five Input NOR Gate

Logic Symbol	Truth Table	Input Le	oading
A T	ABCDEIQ	Logic Input	Equivalent Unit Loads
C NO05	L L L L L H	Any Input	1
	X X H X X L	11	
	H X X X X L		

Equivalent Gate Count: 2.5

Bolt Syntax:

Q .NOØ5 A B C D E;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Num	ber o	f Uni	t Loa	ds
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	12.4	15.3	18.2	21.1	32.9
	t _{PHL}	Ø.9	1.2	1.5	1.9	3.2

Intrinsic	Parameters.
tdx	ktdx
9.4	11.72
Ø.5	1.36

Propagation Delay Equation: tpx = tdx + ktdx * CL



AAØ2

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Two Input AND Gate

Logic Symbol	Truth	Table	Input Lo	ading
	_ A B	, Q	Logic Input	Equivalent , Unit Loads
B AAOS	H H	L L H	Any Input	1
			e a	2
	=			

Equivalent Gate Count: 1.5 Bolt Syntax: Q .AAØ2 A B; Switching Characteristics:

Conditions: V_{DD} = 5V, T_{J} = 25 °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber c	f Uni	it Loa	ıds
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	1.8	2.5	3.2	3.9	6.7
	t _{PHL}	2.2	2.5	2.8	3.1	4.4

Intrinsic	Parameters
tdx	ktdx
1	2.85
1.9	1.20

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



AA03

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre Routed Three Input AND Gate

Logic Symbol	Truth Table	Input Loading
	_A B C Q	Logic Equivalent Input Unit Loads
B AA03	L X X L L X X L H H H H	Any Input 1

Equivalent Gate Count: 2.5
Bolt Syntax: Q .AAØ3 A B C;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nun	ber o	f Uni	t Loa	ds
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.5	3.2	4.Ø	4.7	7.6
	t _{PHL}	2.9	3.2	3.5	3.8	5.1

Intrinsic	Parameters.
tdx	ktdx
1.8	2.92
2.5	1.30

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$ Unit Load = .25 pf including statistical wiring capacitance



AARL

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre Routed Four Input AND Gate

Logic Symbol	Truth Table	Input Loading
A B C AAØ4	A B C D Q L X X X L X L X X L X X L X L X X X L L H H H H H	Logic Equivalent Input Unit Loads Any Input 1

Equivalent Gate Count: 2.5

Bolt Syntax: Q.AAØ4 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber d	of Uni	t Loa	ds
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	3.4	4.1	4.9	5.6	8.6
5	t _{PHL}	3.2	3.6	3.9	4.2	5.6

Intrinsic Parameters
tdx ktdx

2.7 2.97
2.9 1.33

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



ORØ2

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description:

Pre-Routed Two Input OR Gate

Logic Symbol	Truth Table	Input E	oading
	_A B _ Q	Logic Input	Equivalent Unit Loads
B ORGE	L L H	Any Input	1
e ĝ		, ,	

Equivalent Gate Count: 1.5

Bolt Syntax: Q .ORØ2 A B;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter Nu		umber of Unit Loads			
FROM TO		1	2	3	4	8
Any Input Q	tpLH	1.5	2.3	3.Ø	3.7	6.5
	t _{PHL}	2.7	3.Ø	3.3	3.6	4.9

Intrinsic	Parameters
tdx	ktdx
ø.8	2.85
2.3	1.3ø

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



ORØ3

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Three Input OR Gate

Logic Symbol	Truth Table	Input Loading		
A DRØ3	A B C Q L L L L H X X H X H X H X X H H	Logic Equivalent Input Unit Loads Any Input 1		

Equivalent Gate Count: 2.5

Bolt Syntax: Q .ORØ3 A B C;

Switching Characteristics:

Conditions: V_{DD} = 5V, T_{J} = 25 °C, Typical Process

Max. Delay (ns)	Parameter	Parameter Nu		umber of Unit Loads		
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	1.7	2.4	3.1	3.8	6.7
	t _{PHL}	3.8	4.2	4.6	5.Ø	6.6

Intrinsic	Parameters.
tdx	ktdx
Ø.9	2.88
3.4	1.62

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



ORØ4

August 1984

JU SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Four Input OR Gate

Logic Symbol	Truth Table	Input Loading
A 1155	A B C D, Q	Logic Equivalent Input Unit Loads
A B C OR84	L L L L L L H X X X H X H X X H X H X H	Any Input 1
-		

Equivalent Gate Count: 2.5

Bolt Syntax: Q .ORØ4 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	ameter Nur		mber of Unit Loads		
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.1	2.8	3.6	4.3	7.4
**	t _{PHL}	7.5	8.Ø	8.6	9.1	11.2

Intrinsic	Parameters.
tdx	ktdx
1.4	2.88
7.Ø	2.1ø

Propagation Delay Equation: tpx = tdx + ktdx * CL



ENØl

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Two Input Exclusive - NOR Gate

Logic Symbol	Truth Table	Input Loading
	A B Q L L H	Logic Equivalent Input Unit Loads Any Input 2
A DENG1	L H L L H H	-
	100	-
		!

Equivalent Gate Count: 2.5
Bolt Syntax: Q .ENØl A B;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads
FROM TO		1 2 3 4 8
Any Input Q	tPLH	2.Ø 2.7 3.4 4.2 7.1
	t _{PHL}	2.6 3.1 3.5 4.0 5.8

Intrinsic	Parameters.
tdx	ktdx
1.3	2.9Ø
2.2	1.84

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



E001

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Two Input Exclusive - Or Gate

Logic Symbol	Truth Table	Input L	oading
	A B Q	Logic Input	Equivalent Unit Loads
A -> E001	L L L L H H H L H H H L	Any Input	2

Equivalent Gate Count: 2.5
Bolt Syntax: Q .EOØ1 A B;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	ay (ns) Parameter		Number of Unit Loads						
FROM TO		1	2	3	4	8			
Any Input Q	t _{PLH}	4.Ø	5.4	6.9	8.3	14.1			
	t _{PHL}	2.7	3.Ø	3.4	3.7	5.1			

Intrinsic	Parameters.
tdx	ktdx
2.6	5.75
2.4	1.35

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$ Unit Load = .25 pf including statistical wiring capacitance



August 1984

Description: Pre-Routed D Flip Flop

3J SINGLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Truth Ta	ble	Input Loading		
	C CN D	Q QN	Logic Input	Equivalent Unit Loads	
D Q - c ^{DF,Ø1}	L H X	No Change	D	3	
<u>- ट व</u> -	↑ ↓ L	L H	All Other	2	
	↑ ↓ Н	H L			

Equivalent Gate Count: 5

Bolt Syntax: Q QN .DFØL D C CN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Dela	ay (ns)	Parameter	Nur	mber	of Un	it Lo	ads
FROM	ТО		1	2	3	4	8
С	Q	t _{PLH}	3	3.4	3.9	4.3	6.Ø
		t _{PHL}	2.4			3,1	1157.772.5
С	QN	t _{PLH}	4.1			6.3	
		t _{PHL}	3.2			4.1	
e e	• • •						
Set-Up		то н		1.8			
Set-Up		To L		2.2			


3.4 2.90	Intrinsic	Parameters
2.2 1.000 3.4 2.90	tdx	ktĠx
3.4 2.90	2.6	1.70
	2.2	1.ØØ
2.9 . 1.20	3.4	2.90
	2.9	1.20

Propagation Delay Equation: $tpx = tdx + ktdx * C_1$



August 1984

3u single - METAL HOMOS GATE ARRAYS



August 1984

3U SINGLE - METAL HOMOS GATE ARRAYS

Description:

Pre-Routed D Flip Flop With Asynchronous Active

Low Set

Logic Symbol			Tru	th T	able		Input Load	iing
	SN	c.	CIN	D	1 Q	QN	Logic Input	Equivalent Unit Loads
- n s a - c n f 02	н	L	н	x	No	Change	D	2.5
_c _a_	н	†	¥	L	L	н	All Other	2
IN .	н	†	4	Н	н	L	-	
	L	x	х	x	Н	r		
					1			

Equivalent Gate Count: 5

Bolt Syntax: Q QN .DFØ2 D C CN SN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Dela	ay (ns)	Parameter	Nu	mber	of Ur	it Lo	ads
FROM	TO		1	2	3	4	8
C	Q	t _{PLH}	3.4	4.2	4.9	5.7	8.6
		^t PHL	3.1	3.5	4.Ø	4.5	6.5
С	QN	t _{PLH}	4.6	5.4	6.1	6.8	9.6
#:		†PHL	3.6	3.9	4.2	4.5	5.7
SN.	. Q .	t _{PLH}	2.6	3.3	4.Ø	14	A. (1)
SN	QN	t _{PHL}	3.ø	3.3	3.6	3.8	5 . ø
Set-Up		то н		2.8			
Set-Up		To L		3.0			


tdx 2.7 2.6 3.9	2.99 1.97
2.6	1.97
3.9	
273 171 E8	
	2.85
3.3	1.17
1.9	2.85
2.7	1.11

Propagation Delay Equation: tpx = tdx + ktdx * CL



August 1984

3U SINGLE - METAL HOMOS GATE ARRAYS



August 1984

Description:

Pre-Routed D Flip Flop With Asynchronous Active

Low Reset

3U SINGLE - METAL HOMOS GATE ARRAYS

Logic Symbol				Tru	th T	able		Input Load	ling
	Ä	RN .	C	CN	D	Į Q	QN	Logic Input	Equivalent Unit Loads
CDF03		н	L	Н	х	No	Change	D	3
- <u>c</u> a-		н	†		L	L	Н	All Other	2
	12.8	н	†		Н	Н	L.		ň
		L	Х	х	х	L	н	1	

Equivalent Gate Count: 5

Bolt Syntax: Q QN .DFØ3 D C CN RN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM	TO		1	2	3	4	8
С	Q	t _{PLH}	3.8	4.6	5.4	6.1	9.2
		t _{PHL}	2.7	3.1	3.5	3.8	5.3
С	QN	†PLH	4.7	5.4	6.2	6.9	9.8
		t _{PHL}	4.1	4.5	5.Ø	5.4	7.1
RN	. QN	t _{PLH}	3.5	4.2	4.9	5.5	8.2
RN	Q	^t PHL	3.8	4.2	4.6	4.9	6.4
		· ·	-		-		
Set-Up		то н		2.7			
Set-Up		TO L .		3.1			


Intrinsic	Parameters
tdx	ktdx
3.ø	3.10
2.3	1.50
4.Ø	2.90
3.7	1.7ø
2.8	2.70
3.4	1.50

Propagation Delay Equation: tpx = tdx + ktdx * C



August 1984

3U SINGLE - METAL HOMOS GATE ARRAYS



August 1984

Description: Pre-Routed D Flip Flop With Asynchronous Active

Low Set And Active Low Reset

3J SINGLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Truth Table	Input Loading
	SN RN C CN D Q QN	Logic Equivalent Input Unit Loads
D S Q - CDF04	H H L H X No Change	D 3
- ट _ह च-	н н ↑ ↓ L н	All Other 2
	нн↑↓ннг	
	HLXXXLH	1
	LHXXXHL	
	L L X X X Illegal	. 1

Equivalent Gate Count: 7

Bolt Syntax: Q QN .DFØ4 D C CN SN RN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Dela	ay (ns)	Parameter	Nu	mber	of Ur	it Lo	ads
FROM	TO		1	2	3	4	8
С	Q	t _{PLH}			6.ø		
С	QQ	t _{PIH}	5.3	6.1	4.Ø 6.8	7.5	1ø.4
SN	Q	t _{PHL}	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		5.7 3.6		
SN	Q	t _{PHL}	4.6	5.1	5.7	6.2	8.3
RN	. QN	t _{PLH}	F 100 100	Jan Turke	5.Ø	3. 2.2	336 330
RN	Q	t _{PHL}	4.9	5.4	6 . Ø	6.5	8.6
Set-Up		то н		3.4			
Set-Up		To L		3.6			


Intrinsic	Parameters
tdx	ktdx
3.7	3.ø5
2.6	1.95
4.6	2.89
4.4	1.74
.1.4	2.95
4.1	2.10
3.Ø	2.71
4.4	2.10

Propagation Delay Equation: $tpx = tdx + ktdx * C_{L}$



August 1984

3u single - METAL HOMOS GATE ARRAYS



August 1984

Description: Pre-Routed Flip Flop With Asynchronus Set.

3U SINGLE - METAL HOMOS GATE ARRAYS

8 8 26 27 23
Logic Equivalent Input Unit Loads
D 3 All Others 2
g

Equivalent Gate Count: 5

Bolt Syntax: Q QN .DFØ5 D C CN S;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nt	umber	of U	nit L	oads
FROM	TO		1	2	3	4	8
С	Q	t _{PLH} t _{PHL}	2.9	3.7 2.9	4.5 3.4		8.3 5.6
С	ÓΝ	t _{PLH} t _{PHL}	5.4 2.8	6.6 3.1	7.8 3.4		13.8 4.8
S	· Q	PLH	3.3	4.1	4.8	5.6	8.5
s	ĞΝ	t _{PHL}	1.3	1.6	1.9	2.2	3.5
SET UP TI	IME	то н			2.3		
SET UP TI	ME	TO L			3.6		


Intrinsic	Parameters
tdx	ktdx
2.2 2.1	3.07 1.74
4.2 2.5	4.8Ø 1.15
2.6	2.97
1.ø	1.25

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



August 1984

3U SINGLE - METAL HOMOS GATE ARRAYS



August 1984

Description: Pre-Routed D Flip Flop With Asynchronous Reset.

3U SINGLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Truth Table	Input Loading
	R C ON D Q QN	Logic Equivalent Input Unit Loads
- CDF06 - CR	L L H X No Change L + + L L H L + + H H L H X X X L H	D 3 Any Other 2

Equivalent Gate Count: 5

Bolt Syntax: Q QN .DGØ6 D C CN R;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

(ns)	Parameter	No	umber	of Ur	nit Lo	ads
TO		1	2	3	4	8
Q	t _{PLH} t _{PHL}	4.4	5.7 2.7	6.9 3.1	8.1 3.5	13.2 5.Ø
ĞΝ	t PHL PHL	3.9 3.5				9.Ø 5.8
Ö .	t _{PHL}	ø.6	1.Ø	1.3	1.7	3.1
ÖΝ	t _{PLH}	3.5	4.2	4.9	5.7	8.6
,	То н			2.6		
-		-				
	ÖM Ö	Q tell QN tell QN tell QN tell QN tell QN tell QN tell TO H	TO 1 Q tPLH 4.4 2.4 QN tPHL 3.9 3.5 Q tPHL Ø.6 QN tPLH 3.5 TO H	TO 1 2 Q tPIH 4.4 5.7 2.4 2.7 QN tPHL 3.9 4.7 3.5 3.8 Q tPHL Ø.6 1.0 QN tPLH 3.5 4.2 TO H	TO 1 2 3 Q tPLH 4.4 5.7 6.9 2.4 2.7 3.1 QN tPHL 3.9 4.7 5.4 3.5 3.8 4.2 Q tPHL Ø.6 1.Ø 1.3 QN tPLH 3.5 4.2 4.9 TO H 3.6	TO 1 2 3 4 Q tPLH 4.4 5.7 6.9 8.1 2.4 2.7 3.1 3.5 QN tPHL 3.9 4.7 5.4 6.1 3.5 3.8 4.2 4.5 Q tPHL Ø.6 1.Ø 1.3 1.7 QN tPLH 3.5 4.2 4.9 5.7


Intrinsic	Parameters
tdx	ktdx
3.2.	5.ØØ
2.0	1.5ø
3.2	2.9 Ø
3.2	1.3ø
Ø.3	1.40
2.7	2.95

Propagation Delay Equation: tpx = tdx + ktdx * C



August 1984

3u single - METAL HOMOS GATE ARRAYS





August 1984

3U SINGLE - METAL HOMOS

Description: Pre-Routed D Flip Flop With Asynchronus Set And Reset. GATE ARRAYS

Logic Symbol	Truth Table	Input Loading		
	SRCOND ₁ QQN	Logic Equivalent Input Unit Loads		
CDF07	L L L H X No Change L L H L L L H L L H L H L L L H X X X L H H L X X X H L H H X X X IILEGAL	D 3 All Others 2		
B.		. 1		

Equivalent Gate Count: 6

Bolt Syntax: Q QN .DFØ7 D C CN S R;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. De	lay (ns)	Parameter	N	lumber	of Un	it L	oads
FROM	TO		1	2	3	4	8
С	Q	t _{PLH}	4.4	5.6	6.8	8.1	13.0
	<u> </u>	t _{PHL}	2.5	2.9	3.4	3.8	5.5
С	ØΝ	t _{PLH}	5.8	7.Ø	8.2	9.4	14.3
	<u> </u>	t _{PHL}	3.7	4.Ø	4.3	4.6	5.9
S	Q -	†PIH	4.6	5.9	7.1	8.4	13.3
S	ÓΝ	t _{PHL}	1.4	1.7	2.Ø	2.3	3.6
R	. Q	t _{PHL}	ø.7	1.Ø	1.3	1.6	2.9
R	QΝ	[†] PLH	6.4	7.57	8.7	9.9	14.7
SET UP	TIME	TO L	3.3				
SET UP	TIME	то н	3.8				


Intrinsic	Parameters
tdx	ktďx
3.1	4.95
2.1	1.7ø
4.6	4.85
3.4	1.25
3.4	4.96
1.Ø	1,28
Ø.4	1.25
5.2	4.75

Propagation Delay Equation: $tpx = tdx + ktdx * C_1$



August 1984

3U SINGLE - METAL HOMOS GATE ARRAYS





DLØ1

August 1984

Description: Pre-Routed Latch With Q and QN

3U SINGLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Truth Table		Input Loading			
	G GN	D	ĮQ.	QN	Logic Input	Equivalent Unit Loads
GDL01	L H	x	No	Change	D	3
<u> </u>	H L	D	D	DN	All Other	1

Equivalent Gate Count: 2.5

Bolt Syntax: Q QN .DLØl D G GN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	lay (ns)	Parameter	Nu	mber	of Ur	nit Lo	oads
FROM	TO		1	2	3	4	8
G	Q	t _{LH}	4.3	5.ø	5.7	6.4	9.3
		t _{HL}	3.1	3.4	3.7	3.9	5.1
G	QN	t _{IH}	2.8	3.2	3.6	4.Ø	5.7
		thL	2.5	2.8	3.Ø	3.3	4.4
D .	Q	PLH	2.1	2.9	3.6	4.3	7.2
D	Q	t _{PHL}	2.2	2.5	2.8	3.Ø	4.1
D	. QN	t _{PLH}	1.9	2.3	2.7	3.2	4.8
D	QN	t _{PHL}	Ø.5	ø.8	1.ø	1.3	2.4

Intrinsic	Parameters
tdx	ktĠx
3.6	2.85
2.8	1.12
2.4	1.65
2.2	1.Ø6
1.4	2.9ø
1.9	1.10
1.5	1.67
ø.2	1.11


Propagation Delay Equation: tpx = tdx + ktdx * C,



DLØ1

August 1984

3u single - METAL HOMOS GATE ARRAYS





August 1984

3U SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Latch With Asynchronous Set And Reset

Logic Symbol	Truth Table	Input Loading
	S R G GND Q	Logic Equivalent Input Unit Loads
_ n S Q	L L L H X No Change	D 2.5
- <u>e</u>	LLHLDD	All Other 1
R	LHXXXL	
	ньхххн	
	ннхххг	

Equivalent Gate Count: 3.5

Bolt Syntax: Q .DL18 D G GN S R;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	ımber	of Ur	nit Lo	oads
FROM	TO		1	2	3	4	8
G	Q	t _{PLH}	5.7 4 0		8.1 4.7		14.3 6.3
D	Q	t _{PLH}	4.0	5.2	6.5 4.0	7.7	12.6
S	Q	t _{PLH}					14.6
R	Q	t _{PHL}	1.2	1,5	1.9	2.2	3.5
		-			-		


Intrinsic	Parameters
tdx	ktdx
4:5	4.90
3.7 ·	1.30
2.8	4.90
3.0	1.30
4.8	4.9Ø
Ø.9	1.3Ø

Propagation Delay Equation: $tpx = tdx + ktdx * C_1$



August 1984

3U SINGLE - METAL HOMOS GATE ARRAYS





August 1984

Description: Pre-Routed Latch With Set

3U SINGLE - METAL HOMOS GATE ARRAYS

Logic Symbol			Trut	h Ta	able	Input Loa	ding
- p s a -	s	G	GN	D	Q	Logic Input	Equivalent Unit Loads
- G ^{DL19}	L	L	н	x	No Change	D	2.5
- <u>G</u>	L	Н	L	D	D	All Other	1
,	Н	X	х	Х	н		į.

Equivalent Gate Count: 2.5

Bolt Syntax: Q .DL19 D G GN S;

Switching Characteristics:

Conditions: V_{DD} = 5V, T_{J} = 25 °C, Typical Process

Max. De	elay (ns)	Parameter	Nur	nber o	of Un	it Lo	ads
FROM	TO		1	2	3	4	8
G	Q	t _{PLH}	4.3	5.Ø	5.7	6.5	9.4
		t _{PHL}	3.9	4.2	4.6	4.9	6.2
D	Q	^t PLH	2.5	3.2	3.9	4.7	7.6
		t _{PHL}	3.2	3.5	3.9	4.2	5.5
s	Q ·	t _{PLH}	3.4	4.1	4.9	5.6	8.5
	•						NF-6
-							
					-		
1							
					nekwe		


Intrinsic	Parameters
tdx	ktdx
3.6	2.90
3.6	1.30
1.8	2.90
2.9	1.30
2.7	2.90

Propagation Delay Equation: tpx = tdx + ktdx * CL



August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS





DLIA

August 1984

Description: Pre-Routed Latch With Reset

3U SINGLE - METAL HOMOS GATE ARRAYS

		1
	R G GN D Q	Logic Equivalent Input Unit Loads
D Q -	L L H X No Chang	ge D 3
-GR	L H L D D	All Other 1
	нххх	

Equivalent Gate Count: 2.5

Bolt Syntax: Q .DLlA D G GN R;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. De	lay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM	TO		1	2	3	4	8
G	Q	t _{PLH}	5.6	6.9		9.3	14.2
1		t _{PHL}	- A 100		3.8		
D	Q	t _{PLH}					12.5
		t _{PHL}			3.1		
R	Q.	t _{PHL}	1.2	1.5	1.8	2.2	3.4
	7.						
							()

tdx ktdx 4.4 4.88 3.Ø 1.11 2.8 4.87 2.2 1.20 Ø.9 1.27	Parameters
3.Ø 1.11 2.8 4.87 2.2 1.20	ktáx
2.8 4.87 2.2 1.20	4.88
2.2 1.20	1.11
	4.87
Ø.9 1.27	1.20
	1.27
	֡֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜


Propagation Delay Equation: tpx = tdx + ktdx * C



DL1A

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS





DLIB

August 1984

Description: Pre-Routed Latch With Active Low Set

3U SINGLE - METAL HOMOS GATE ARRAYS

SN					2 23	
	G	GN	D	Q	Logic Input	Equivalent Unit Loads
H	L	Н	х	No Change	D	3
H	Н	L	D	D	All Other	1
L	х	x	х	Н		•
	Н	н н	H H L	ннгр	H H L D D	H H L D D All Other

Equivalent Gate Count: 2.5

Bolt Syntax: Q .DLlB D G GN SN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. De	Max. Delay (ns) Parameter		Number of Unit Loads					
FROM	TO		1	2	3	4	8	
G	Q	t _{PLH}	4.3	5.0	5.7	6.4	9.2	
		t _{PHL}	3.7	4.1	4.6	5.Ø	6.7	
D	Q	t _{PLH}	2.6	3.3	4.0	4.8	7.7	
		t _{PHL}	3.Ø	3.5	3.9	4.3	6.1	
SN	Q .	t _{PLH}	3.9	4.5	5.2	5.8	8.5	

Intrinsic	Parameters
tdx	ktáx
3.6	2.8ø
3.3	1.7ø
1.9	2.90
2.6	1.8Ø
.3.2	2.60


Propagation Delay Equation: $tpx = tdx + ktdx * C_1$



DL1B

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS





DLLC

August 1984

Description: Pre-Routed Latch With Active Low Reset

JU SINGLE - METAL HCMOS GATE ARRAYS

Logic Symbol		T	ruth	Tai	ole	Input Loa	ding
	RN	G	GN.	D.	Q	Logic Input	Equivalent Unit Loads
n Q -	Н	L	Н	х	No Change	D	3
- G R	Н	Н	L	D	D	All Other	1
	L	х	Х	х	L		150
*							

Equivalent Gate Count: 2.5

Bolt Syntax: Q .DLlC D G GN RN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM	TO		1	2	3	4	8
G	Q	t _{PLH}	4.5	5.3	6.Ø	6.7	9.6
		t _{PHL}			3.9		
D	Q	t _{PLH}			4.4		and the second section of
		t _{PHL}	2.6		3.2		- 5.
RN	Q	t _{PHL}	3.Ø	3.3	3.6	3.9	5.0
/50							
				**************************************		9	
			-				

Intrinsic	Parameters
tdx	ktdx
3.8	2.87
3,1	1,122
2.2	2.88
2.3	1.15
2.8	1.13


Propagation Delay Equation: $tpx = tdx + ktdx * C_{L}$



DL1C

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS





DLID

August 1984

3J SINGLE - METAL HOMOS GATE ARRAYS

200 0 0 0

Description: Pre-Routed Latch With Active Low Set And Reset

Logic Symbol	Truth Table				Ta	ble	Input Loading			
	SN	RN	G	GN	I D	Q	Logic Input	Equivalent Unit Loads		
DE G	Н	Н	L	Н	х	No Change	D	3		
- G R	Н	Н	Н	L	D	D	All Other	1		
	H	L	X	X	х	L				
• 4	L	H	х	X	х	н				
	L	L	X	X	Х	H		ı		

Equivalent Gate Count: 3.5

Bolt Syntax: Q .DLlD D G GN SN RN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	lay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM	TO		1	2	3	4	8
D	Q	t _{PLH}	4.8	5.5	6.3	7.Ø	9.9
		t _{PHL}	4.1	4.6	5.2	5.7	7.9
D	Q	t _{PLH}	3.2	3.9	4.7	5.4	8.3
		t _{PHL}	3.5	4.Ø	4.6	5.1	7.2
sn'	Q .	t _{PLH}	4.1	4.8	5.5	6.1	8.8
RN	Q	t _{PHL}	4.6	5.1	5.7	6.2	8.3

Intrinsic	Parameters
tdx	ktdx
4.1	2.90
3.5	2.20
2.5	2.9Ø
3.Ø	2.10
3.4	2.70
4.1	2.10


Propagation Delay Equation: tpx = tdx + ktdx * C,



DL1D

August 1984

3u single - METAL HCMOS GATE ARRAYS





ANDI

August 1984

JU SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed AND-NOR Gates

Symbol	Truth Table	Input Loading
AN01	B C D Q H H H L H X X L X H H L l Other H	Logic Equivalen Input Unit Load Any Input 1

Equivalent Gate Count: 2.5
Bolt Syntax: Q .ANØl A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads
FROM TO		1 2 3 4 8
Any Input Q	t _{PLH}	6.6 8.1 9.5 11 16.
	t _{PHL}	1.3 1.8 2.3 2.7 4.

Intrinsic	Parameters
tdx	ktdx
5.2	5.8Ø
Ø.9	. 1.84

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



ANØ2

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed AND-NOR Gate

Logic Symbol	Truth Table	Input Loading
,	A B C Q	Logic Equivalent Input Unit Loads
C ANG2	H H H L H H X L X X H L All Other H	Any Input 1

Equivalent Gate Count: 1.5
Bolt Syntax: Q .ANØ2 A B C;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Num	ber o	f Uni	t Loa	ds
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	4.6	6.Ø	7.5	8.9	14.7
	t _{PHL}	Ø.8	1.3	1.7	2.2	4.1

Intrinsic	Parameters
tdx	ktdx
3.1	5.8ø
Ø.3	1.86

Propagation Delay Equation: tpx = tdx + ktdx * CL



ANØ3

August 1984

JU SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed AND-NOR Gate

Logic Symbol	Truth Table	Input Loading
[A B C D Q	Logic Equivalen Input Unit Load
a AN83	H H X X L L X X X L X X X H X L L H L H	ANY INPUT 1

Equivalent Gate Count: 2.9

Bolt Syntax: Q .ANØ3 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	N	umber	of Un	it Loa	ds
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	7.7	9.7	11.6	13.6	21.4
	t _{PHL}	1.1	1.6	2.1	2.5	4.4

Intrinsic	Parameters
tdx	ktdx
5.8	7.8ø
Ø.6	1.90

Propagation Delay Equation: tpx = tdx + ktdx * Ct



ANØ4

August 1984

3U SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed AND-NOR-NOR Gate

Logic Symbol	Truth Table	Input Loading
	A B C D Q	Logic Equivalent Input Unit Loads
A ANO4	H H X X L L L X L X L H H H X X H H L X H X H	ANY INPUT 1

Equivalent Gate Count: 2.5

Bolt Syntax: Q .ANØ4 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter		Number of Unit Loads			
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}					5.3 14.4

Intrinsic	Parameters
tdx	ktdx
2.6	1.35
2.8	5.8Ø
	0

Propagation Delay Equation: tpx = tdx + ktdx * C1



August 1984

JU SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed OR-OR-NAND Gate

Logic Symbol	Truth Table	Input Loading
	A B C D Q	Logic Equivalent Input Unit Loads
C DONO1	L L X X H	Any Input 1
)	L L L H All Other L	

Equivalent Gate Count: 2.5

Bolt Syntax:

Q .ONØl A B C D;

Switching Characteristics:

Conditions: V_{DD} = 5V, T_{J} = 25 °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM TO	30	1	2	3	4	8
Any Input Q	t _{PLH}	5.5	6.7	7.9	9.1	14.Ø
	t _{PHL}	1.9	2.5	3.Ø	3.6	5.9

Intrinsic	Parameters
tdx	ktdx
4.3	4.82
1.3	2.28

Propagation Delay Equation: tpx = tdx + ktdx * CL



August 1984

≾U SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed OR-NAND Gate

Logic Symbol	Truth Table	Input Loading
C ONGS O	A B C Q X X L H H X H L X H H L	Logic Equivalent Input Unit Loads Any Input 1

Equivalent Gate Count: 1.5

Bolt Syntax: Q .ONØ2 A B C;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter		Number of Unit Loads			
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	4.0	5.2	6.4	7.7	12.6
	t _{PHL}	Ø.8	1.3	1.8	2.3	4.2

Intrinsic	Parameters	
tdx	ktdx	
2.8	4.91	
Ø.3	1.93	

Propagation Delay Equation: tpx = tdx + ktdx * C1



August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed OR-NAND Gate

ABCDIO	Logic Equivalent Input Unit Loads
X X X L H X X L X H L L H H H X H H H L H X H H L	Any Input 1
	X X X L H X X L X H L L H H H X H H H L

Equivalent Gate Count: 2.Ø

Bolt Syntax: Q .ONØ3 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter Nur		umber of Unit Loads			
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	5.7	6.9	8.1	9.4	14.3
	t _{PHL}	2.Ø	2.7	3.4	4.Ø	6.7

Intrinsic	Parameters
tdx	ktdx
4.4	4.95
1.3	2.7Ø

Propagation Delay Equation: tpx = tdx + ktdx * CL



August 1984

≾U SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed OR-NAND-NAND Gate

Logic Symbol	Truth Table	Input Loading
	ABCDQ	Logic Equivalent Input Unit Loads
	X H X L L	Any Input 1
, c l ONG4	H X X L L	
D OHO4	X H L X L	
	HXLXL	
	LLXXH	
	ххннн	l

Equivalent Gate Count: 2.5

Bolt Syntax: Q .ONØ4 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nun	ber o	of Uni	it Loa	ids
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.0	2.8	3.5	4.2	7.1
70 A 5 5 3	t _{PHL}	3.ø	3.5	3.9	4.4	6.5

Intrinsic	Parameters
tdx	ktdx
1.3	2.90
2.5	2.ØØ

Propagation Delay Equation: tpx = tdx + ktdx * CL



AOØ1

August 1984

JU SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed AND-OR Gate

Logic Symbol	Truth Tab	le	Input Lo	ading
. [A B C Q		Logic Input	Equivalent Unit Loads
	н н н		Any Input	1
c A001	н н х н			
L	ххн			
	All Other L			

Equivalent Gate Count: 2.Ø

Bolt Syntax:

Q .AOØl A B C;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nun	nber o	of Un	it Loa	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.2	2.9	3.6	4.4	7.3
89.0	t _{PHL}	4.1	4.4	4.8	5.2	6.7

Intrinsic	Parameters
tdx	ktdx
1.5	2.9Ø
3.7	1.5ø

Propagation Delay Equation: tpx = tdx + ktdx * C1



RSØØ

August 1984

JU SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Set-Reset NAND Gate Latch

Logic Symbol	Truth Table	Input Loading
RS00	SN RN Q QN L L H H L H L H L H L No Change	Logic Equivalent Input Unit Loads Any Input 1
A		•

Equivalent Gate Count: 2.5

Bolt Syntax: Q QN .RSØØ RN SN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Un	it Loa	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.6	3.3	4.0	4.7	7.4
	t _{PHL}	2.8	3.Ø	3.2	3.4	4.3

Intrinsic	Parameters
tdx	ktdx
2.Ø	2.72
2.6	Ø.82

Propagation Delay Equation: tpx = tdx + ktdx * CL



RSØ1

August 1984

JU SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Set-Reset NOR Gate Latch

Logic Symbol	Truth Table	Input Loading
-[5	_SR QQN	Logic Equivaler Input Unit Load
	H H L L H L H L H L H L No Change	Any Input 1
RSO1		

Equivalent Gate Count: 2.5

Bolt Syntax: Q QN .RSØl R S;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nun	nber o	of Uni	it Loa	ıds
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	3.4	4.6	5.8	7.1	12.Ø
W	t _{PHL}	Ø.6	Ø.9	1.2	1.5	2.8

Intrinsic	Parameters
tdx	ktdx
2.1	4.92
Ø.2	1.26

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$ Unit Load = .25 pf including statistical wiring capacitance

ITØ2

August 1984

Description: Pre-Routed Inverter Driving A Transmission Gate.

3J SINGLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Truth Table	Input Loading
[<u>-</u>]	A G GN 1 Q	Logic Equivalent Input Unit Loads
A THEE N G	A L H Z A H L AN	Any Input 1
		l

Equivalent Gate Count: 2

Bolt Syntax: Q .ITØ2 A G GN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	ımber	of Ur	nit Lo	oads
FROM	T0		1	2	3	4	8
G	Q	t _{PLH} t _{PHL}			4.4 2.3		
A	Q	t _{PLH} t _{PHL}	3.4	4.4		6.5	1ø.6
				1101			
						-	

Intrinsic	Parameters
tdx	ktdx
1.3	4.lø
Ø.6	2.20
2.4	4.1Ø
Ø.6	2.00

Propagation Delay Equation: tpx = tdx + ktdx * C_L



August 1984

3U SINGLE - METAL HOMOS

Description: Pre-Routed Clock Driver With A Single Inverter Followed GATE ARRAYS

By One Inverter in Parallel

Logic Symbol	Truth	Table	Input Lo	oading
	A	Į QN Q	Logic Input	Equivalent Unit Loads
A IIII QN	H L	L H H L	A	1
				*
	*			1

Equivalent Gate Count: 1 Bolt Syntax: Q QN . IIll A; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	mber	of Ur	it Lo	ads
FROM	TO		1	2	3	4	8
A	Q	t _{PLH}	2.0	3.1	4.2	5.3	9.8
والمستحدث المستحدث المستحدث		t _{PHL}	2.5	3.5	4.5	5.5	9.5
A	QN	t _{PLH}	2.1	2.8	3.6	4.3	7.3
	***	t _{PHL}	Ø.4	Ø.7	1.1	1.4	2.8
0.17	30 10 10 10					040	
						i.	
		-					

Intrinsic	Parameters
tdx .	ktdx
.9	4.47
1.5	4.00
1.4	2.93
Ø.1 .	1.35

Propagation Delay Equation: tpx = tdx + ktdx * C,

II12

August 1984

3U SINGLE - METAL HOMOS

GATE ARRAYS

Description: Pre-Routed Clock Driver With A Single Inverter Followed

By Two Inverter in Parallel

Logic Symbol	Truth	Table	Input Lo	oading
IN THE THE ON	A	ON O	Logic Input	Equivalent Unit Loads
A TITE THOS	H L	L H H L	A	1
¥				*
			•	

Equivalent Gate Count: 1

Bolt Syntax: Q QN .II12 A; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	mber o	of Un	it Loa	ads
FROM	TO	¥	1	2	3	4	8
A	Q	t _{PLH}	1.6		3,1 3.9		6.8 7.7
A	ĞΝ	t _{PLH} t _{PHL}	2.8 Ø.6		4.2	4.9 1.6	7.7
1 13	R I GR IN			0 0	•		
			-				
							1

Intrinsic	Parameters
tdx	ktdx
Ø.8	3.00
1.7	3.00
2.1	2.78
Ø.3	1.32
į	*

Propagation Delay Equation: $tpx = tdx + ktdx * C_1$



I I 1 3

August 1984

31 SINGLE - METAL HOMOS

Description: Pre-Routed Clock Driver With A Single Inverter Followed

GATE ARRAYS

By Three Invertes In Parallel.

Logic Symbol	Truth	Table		Input Lo	ading
	A	∫ ŌN	Q	Logic Input	Equivalent Unit Loads
A THEI THES ON	H L	L H	H L	А	1

Equivalent Gate Count: 2
Bolt Syntax: Q QN III3 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM	TO		1	2	3	4	8
A	Q	t _{PLH}	1.9	2.6	3.2	3.9	6.5
	~	t _{PHL}	2.9	3.6	4.3	5.0	7.9
A	QN	t _{PLH}	3.6	4.1	4.8	5.5	8.4
Α.	2.1	t _{PHL}	Ø.8	1.1	1.5	1.8	3.1
	× , *				*)		
							1100000
		-	-				-

Intrinsic	Parameters
tdx	ktdx
1.3	2.60
2.2	2.85
2.7	2.85
Ø.5	1.32

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$

August 1984

3U SINGLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Clock Dirver With Two Inverters In Parallel

Followed By a Single Inverter.

Logic Symbol	Truth Ta	able	Input Lo	ading
	A	l OM O	Logic Input	Equivalent Unit Loads
A THOS THOS ON	H L	L H H L	А	2

Equivalent Gate Count: 2
Bolt Syntax: Q QN II21 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. De	lay (ns)	Parameter	Nu	umber	of U	nit Lo	oads
FROM	TO		1	2	3	4	8
A	Q	t _{PLH} t _{PHL}	1.3		3.2 3.ø		7.9 6.3
Q	A	t _{PLH} t _{PHL}			2.ø ø.6		
	. 1						
					· · · · · · · · · · · · · · · · · · ·		
		·					

Intrinsic	Parameters
tdx	ktáx
Ø.3	3.8ø
1.Ø	2.65
Ø.8	1,55
ø.ø	Ø.8Ø

Propagation Delay Equation: tpx = tdx + ktdx * C



August 1984

3U SINGLE - METAL HOMOS

Description: Pre-Routed Clock Driver With Two Inverters In Parallel GATE ARRAYS

Followed By Two Inverters In Parallel.

Logic Symbol	Truth	Table		Input Lo	oading
	A	QN	Q	Logic Input	Equivalent Unit Loads
THOS THOS ON	H L	L H	H L	А	2
					1

Equivalent Gate Count: 2

Bolt Syntax: Q QN .II22 A; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	ımber	of Un	it Lo	ads
FROM	ТО		1	2	3	4	8
, ·	Q	t _{PLH}	1.2	1.8	2.4	3.Ø	5.4
A Q	t _{PHL}	1.8	2.3	2.8	3.3	5.4	
A QN	^t PLH	1.5	1.9	2.33	2.7	4.2	
A QN		t _{PHL}	Ø.2	Ø.4	Ø.6.	Ø.9	1.7
(9)	Sin 1						
		-					
							-

Intrinsic	Parameters
tdx	ktáx
Ø.6	2.42
1.3	2.05
1.1	1.55
ø.ø	ø.87

Propagation Delay Equation: tpx = tdx + ktdx * C_L



August 1984

3U SINGLE - METAL HOMOS

Description: Pre-Routed Clock Drivers With Three Parallel Inverters

GATE ARRAYS

Followed By a Single Inverter.

Truth Tab	le	Input Lo	ading
A	QN Q	Logic Input	Equivalent Unit Loads
		A	3
	A H	H L H	

Equivalent Gate Count: 2
Bolt Syntax: Q QN .II31 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. De	lay (ns)	Parameter	Nu	mber	of Un	it Loa	ads
FROM	TO		1	2	3	4	8
A	Q	t _{PLH}	1.4	2.3	3.2 3.ø	4.1 3.6	7.7 5.9
A	QN	t _{PIH}	1.3 Ø.2		1.8 Ø.5		3.4 1.3
* Vii	* # 2					*	8

tdx ktcx Ø.4 3.65 1.2 2.35 1.Ø 1.2Ø Ø.Ø Ø.66	Intrinsic	Parameters
1.2 2.35 1.Ø 1.2Ø	tdx	ktdx
1.0 1.20	Ø.4	3.65
an No.	1.2	2.35
Ø.Ø Ø.66	1.Ø	1.20
	ø.ø	Ø.66

Propagation Delay Equation: tpx = tdx + ktdx * C



August 1984

Description: Tri-State Input - Output Buffer

3U SINGLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Trut	h Table	Inpu	it Loading
B PIN	А В	Q	Logic Input	*Equivalent Unit Loads
A N PAD	L H L L H L	H Z	B A	3 4 -
a vss 1005	нн	Illegal	* .25 Pf P	ER UNIT LOAD

Equivalent Gate Count: Contained Within Peripheral Cells, No Core Devices Used. Bolt Syntax: $Q \cdot IOØ5 A B$;

Switching Characteristics: VDD = 5V, $T_J = 25\,^{\circ}\text{C}$ Typical Process

Max. Delay	y (ns)		Ca	pacitive	Load
From	To	Parameter	50pf	100pf	150pf
A	0	t _{PLH} .	9.3	16.2	23.1
	~ <i>f</i>	t _{PHL}	5.6	10.4	15.2
ENABLE	Q	t _{PZH}	8.4	15.2	22.1
		t _{PZL}	5.7	11.4	17.Ø
DISABLE	Q	tPLZ		Ø.6	
	×	PHZ		1.8	
1 1 1 1 1					

Delay	Coefficients
tdx	ktdx
2.5	Ø.14
Ø.8	Ø.1Ø
1.5	Ø.14
Ø.1	Ø.11
Ø.6	ø.ø
1.8	ø.ø


Symbol	Parameters	Conditions	Min.	Typ.	Max.
IDSS	Output Leadage Current		-1Ø µA		+1Ø μA
AOL	Low Level Output Voltage	IOL=4.Ø mA			.4V
	High Level Output Voltage	IOH=5.Ø mA	2.4V		

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$




100/5





3U SINGLE - METAL HOMOS GATE ARRAYS

P-CHANNEL DRIVER
SOURCING CHARACTERISTICS



N-CHANNEL DRIVER
SINKING CHARACTERISTICS



IIF3

August 1984

3W SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed TTL Lever Translator

Logic Symbol	Truth Table		Input Loading		
	A	Q	Logic Input	Equivalent Unit Loads	
A -7 Q	H L	H L	А	4	

Equivalent Gate Count: 2.5

Bolt Syntax: Q .IIF3 A;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads				
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	The second second				10.4
	t _{PHL}	3.9	4.2	4.6	4.9	6.3

Intrinsic	Parameters	
tdx	ktdx	
4.6	2.9ø	
3.5	1.40	


Propagation Delay Equation: tpx = tdx + ktdx * CL



IIF3

August 1984

3u SINGLE - METAL HOMOS GATE ARRAYS



IDD vs. VIN For TIL Level Translators



IIFØ

August 1984

JU SINGLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Inverting Schmitt Trigger

Logic Symbol	Truth	Table	Input Loading		
_	A	10	Logic Input	Equivalent Unit Loads	
A - Q Q IIFØ	H L	L H	A	2	
` ×					
*					

Equivalent Gate Count: 1.5
Bolt Syntax: Q.IIFØ A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)		Parameter	Number of Unit			nit Lo	t Loads		
FROM	TO		1	2	3	4	8		
A	Q	t _{PLH}	4.6	5.9	7.3	8.6	12.4		
1		t _{PHL}	2.2	2.7	3.3	3.8	4.6		

Intrinsic	Parameters
tdx	ktdx
3.3	5.4ø
1.7	2.10

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$

Unit Load = .25 pf including statistical wiring capacitance

Trip Points

 $\frac{VIH}{3.0}V$

 $\frac{\text{VIL}}{1.6\text{V}}$

HYSTERISIS 1.4V



August 1984

3W SINGLE - METAL HCMOS GATE ARRAYS

Description: Input pad with Protection Diode.

Logic Symbol	Truth Table	Input Loading
	A I O	Logic Equivalent Input Unit Loads
A PIN P.D. Q	н	N.A.
IB13	L L	
A X		

Equivalent Gate Count: Contained within peripheral cells, no core devices used.

Bolt Syntax: Q .IB13 A; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}				•	

Intrinsic Parameters tdx ktdx

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$

Unit Load = .25 pf including statistical wiring capacitance


NOTE: Delay not applicable because of external drive.



August 1984

34 SINGLE - METAL HOMOS GATE ARRAYS

Description: Input Pad With Protection Diode And P-Channel Transistor



Equivalent Gate Count: Contained Within Peripheral Cells, No Core Devices Used

Bolt Syntax: Q .IB14 A; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Delay (ns) Parameter		Number of Unit Loads					
FROM TO		1	2	3	4	8		
Any Input Q	t _{PLH}	1						

Intrinsic	Parameters
tdx	ktdx


Propagation Delay Equation: tpx = tdx + ktdx * CL

Unit Load = .25 pf including statistical wiring capacitance

NOTE: Delay not applicable because of external drive.



NOVEMBER 1984




Gate Array Pull-Up Characteristics



August 1984

3W SINGLE - METAL HOMOS GATE ARRAYS

Description: Input Pad With Protection Diode And N-Channel Transistor



Equivalent Gate Count: Contained Within Peripheral Cells, No Core Devices Used

Bolt Syntax:

Q .IB15 A;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads				ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	V				


Intrinsic	Parameters
tdx	ktdx

Propagation Delay Equation: tpx = tdx + ktdx * CL

Unit Load = .25 pf including statistical wiring capacitance

NOTE: Delay not applicable because of external drive.

NOVEMBER 1984



Gate Array Pull-Down Characteristics



OB@3

August 1984

Description: CMOS Output Buffer

3U SINGLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Truth Table		gic Symbol Truth Table			t Loading
CMOS PIN	A	Q	Logic Input	*Equivalent Unit Loads		
PAD OB03	L H	L H	A	3		
è			*.25 Pf PER	UNIT LOAD		

Equivalent Gate Count: Contained Within Peripheral Cells, No Core Devices Used.

Bolt Syntax: Q .OBØ3 A;

Switching Characteristics: VDD = 5V, T_J = 25°C Typical Process

Max. Delay (n	s)		Ca	pacitive	Load
From .	To	Parameter	50pf	100pf	150pf
A	Q	t _{PLH}	9.ø	15.6	22.2
		tPHL	6.8	11.2	15.7
A (I TTL LOAD)	Q	t _{PLH}	5.9	9.8	13.8
A (I TTL LOAD)	Q	t _{PHL}	1Ø	17.3	24.6

Delay	Coefficients
tdx	ktdx
2.3	ø . 13
2.3	ø . ø9
i . 9	ø . ø8
2.7	Ø.15


Symbol	Parameters	Conditions	Min.	Typ.	Max.
LDSS	Output Leakage Current		-1Ø µA		+1Ø μA
VOL	Low Level Output Voltage	IOL=1 μA			.Ø5V
VOH .	High Level Output Voltage	IOH=l μA	4.95V		

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$




AMI Semiconductors





3U SINGLE - METAL HOMOS GATE ARRAYS

P-CHANNEL DRIVER
SOURCING CHARACTERISTICS



N-CHANNEL DRIVER
SINKING CHARACTERISTICS




CRØD

August 1984

Description: Tri-State Output Buffers

3u SINGLE - METAL HCMOS GATE ARRAYS



Equivalent Gate Count: Contained Within Peripheral Cells, No Core Devices Used. Bolt Syntax: Q .OB \emptyset D A B;


Switching Characteristics: VDD = 5V, $T_J = 25$ °C Typical Process

Max. Dela	y (ns)		Ca	pacitive	Load
From	To	Parameter	50pf	100pf	150pf
A	Q	t _{PLH} .	9.3	16.2	23.1
		tPHL	5.6	1Ø.4	15.2
ENABLE	Q	t _{PZH}	8.4	15.2	22.1
		t _{PZL}	5.7	11.4	17.0
		t _{PLZ}		Ø.6	
DISABLE	Q	t _{PHZ}		1.8	
v tit ve se	*: ·			*	

Delay	Coefficients
tdx	ktdx
2.5	Ø.14
Ø.8	Ø.10
1.5	Ø.14
Ø.1	ø.11
Ø.6	ø.ø
1.8	ø.ø


Symbol	Parameters	Conditions	Min.	Typ.	Max.
LDSS	Output Leakage Current		-lø μA		+1Ø μA
VOL	Low Level Output Voltage	IOL=4.Ø mA			.4V
VOH	High Level Output Voltage	IOH=5.Ø mA	2.4V		

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



3U SINGLE - METAL HOMOS GATE ARRAYS

P-CHANNEL DRIVER
SOURCING CHARACTERISTICS



N-CHANNEL DRIVER
SINKING CHARACTERISTICS



OBØ7

August 1984

Description: Open Drain N-Channel Output Buffer

3u SINGLE - METAL HCMOS GATE ARRAYS

Logic Symbol	Tru	th Table	Input	Loading
PAD	A	Q	Logic Input	*Equivalent Unit Loads
A PIN VSS	H L	Z L	A	3
L0B07		1	*.25 Pf PER	UNIT LOAD

Equivalent Gate Count: Contained Within Peripheral Cell, No Core Devices Used.

Bolt Syntax: Q .OBØ7 A;

Switching Characteristics: VDD = 5V, T_J = 25°C Typical Process

Max. Delay (ns)			Ca	pacitive	Load
From	To	Parameter	50pf	100pf	150pf
A (IK RES	Q ISTOR)	t _{PHL}	5.8	1ø.4	15.Ø
A (10K RE	Q SISTOR)	t _{PHL}	.5.6	lø.ø	14.4
A	Q	t _{PLZ}		ø.6	

Delay (Coefficients
tdx	ktdx
1.3	ø.ø9
1.2	ø . ø9
ø.6	

Symbol	Parameters	Conditions	Min.	Typ.	Max.
IDSS	Output Leakage Current		-1Ø µA		+1Ø μA
VOL	Low Level Output Voltage	IOL-4.Ø mA			.4V
VOH	High Level Output Voltage	IOL=5.Ø mA	2.4V		


Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



OBØ7

August 1984

3u SINGLE - METAL HOMOS GATE ARRAYS



N-CHANNEL DRIVER
SINKING CHARACTERISTICS



PPØ1

August 1984

3U SINGLE - METAL HCMOS GATE ARRAYS



- PP01

NOTE: ONE PPØ1 MUST BE USED PER GROUND (VSS) PIN.



PPØ2

August 1984

3U SINGLE - METAL HCMOS GATE ARRAYS



. PP02

NOTE: ONE PPØ2 MUST BE USED PER POWER (VDD) PIN.



TGØI

August 1984

Description: Pre-Routed Transmission Gate

3U SINGLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Truth Table	Input Loa	ding
TG01	A G GN Q A L H Z A H L A	Logic Input A G,GN	Equivalent Unit Loads 2 1
		•	,

Equivalent Gate Count: 0.5

Bolt Syntax: Q. TGØl A G GN;

Switching Characteristics:


Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process


Max. D	elay (ns)	Parameter	Nu	mber o	of Un	it Loa	ads
FROM	TO		1	2	3	4	8
20	720	t _{PLH}	1.4	1.9	2.4	3.0	4.56
A	Q	t _{PHL}	0.9	1.3	1.7	2.1	3.74
G, GN	0	t _{PLH}	3.8	5.2	6.6	8.1	13.78
G, GIV	Q	t _{PHL}	2.4	2.8	3.3	3.7	5.38
		-					
				-			

							2

Intrinsic	Parameters
tdx	ktdx
0.3	2.13
0.5	1.62
2.3	5.74
2.0	1.69

Propagation Delay Equation: $tpx = tdx + ktdx * C_1$





3UM DOUBLE METAL GATE ARRAY DATA SHEETS

The Gould AMI 3um Double Metal Gate Array Macro Library is a collection of high performance digital integrated circuit building blocks. It is intended for use by logic, circuit, and MOS IC designers. Thus, anyone familiar with standard logic design methods can successfully design a gate array using these macros.

The 3um Double Metal Macro Cells are implemented with a p-well, CMOS process. They are intended primarily for 5 Volt (+10%) operation but will operate at voltages as low as 2.5 volts with reduced performance. Below is a description of the data and terms used in the data sheets.

- o PRE-ROUTED MACROS are the simpler functional blocks such as the basic gates, latches, and flip-flops. Since these macros have a pre-defined layout they can be accurately characterized for propagation delays.
- o SOFTWARE MACROS are macros which incorporate several pre-routed macros to form more complicated functional blocks such as a counters or shift registers. These macros are not pre-defined with respect to layout, so the automatic placement and routing software maintains optimum layout flexibility. Since layout is not pre-defined, estimates of propagation delays through these macros are arrived at by adding the delays of the individual pre-routed macros used in the software macros.
- o THE CELL NAME for each functional macro is displayed in the upper right hand corner of each data sheet. This is the same name that appears in the Bolt invocation.
- o THE LOGIC SYMBOL for each macro is displayed as it appears in the gate array library.
- o A TRUTH TABLE description of the logical functions for the cells is provided.
- o THE TABLE OF INPUT LOADING gives the number of equivalent unit loads for each logical input of the pre-routed macros.
- o THE EQUIVALENT GATE COUNT is the number of equivalent two input NAND gates in each cell.

- o BOLT SYNTAX is the invocation syntax of each macro cell. Notice these statements always end with a semi-colon, and the order of these inputs and outputs must be maintained.
- o THE SWITCHING CHARACTERISTICS give the propagation delay as a function of unit load. The unit load is the capacitance associated with a gate pair (i.e. the gate capacitance of an N-channel and a P-channel core transistor), plus an associated metal interconnection capacitance. All data is given for typical process, temperature, and power supply conditions. Both low-to-high transitions are shown. To find delays under other operating conditions derating curves must be used.
- o THE PROPAGATION DELAY EQUATION is used for calculating propagation delays when the load is different from those explicitly given in the table. The intrinsic propagation delay, tdx, is used when there is no output loading, and ktdx, is a capacitive multiplication factor. As an example consider the two input NAND Gate with a fan-out of 5. To calculate the propagation delay for the high-to-low transition use tdx = 0.6 and ktdx = 2.1 so,

$$tPHL = \emptyset.6 + (2.1)(.21)(5) = 2.8 \text{ ns.}$$

- o A LOGIC SCHEMATIC is shown for the more complicated pre-routed macros and the software macros not shown.
- o POWER SUPPLY MACROS (PPØ1,PPØ2) must be shown on each circuit, while no connections to these macros are necessary one macro must be shown per power or ground pin.
- o DERATING CURVES are provided to account for changes in propagation delay as process, temperature and power supply vary.

3u DOUBLE METAL GATE ARRAY MACROS

```
1.
    INØl
          Single Pre-Routed Inverter
          Two Pre-Routed Inverters in Parallel
2.
    INØ2
    INØ3
3.
          Three Pre-Routed Inverters in Parallel
          Four Pre-Routed Inverters in Parallel
4.
    INØ4
5.
    INØ6
          Six Pre-Routed Inverters in Parallel
    NAØ2
6.
         Pre-Routed Two Input Nand Gate
7.
    NA03 Pre-Routed Three Input Nand Gate
    NAØ4 Pre-Routed Four Input Nand Gate
8.
9.
    NA06 Pre-Routed Six Input Nand Gate
10. NO02 Pre-Routed Two Input Nor Gate
11. NOØ3 Pre-Routed Three Input Nor Gate
12. NOØ4 Pre-Routed Four Input Nor Gate
13. NOØ6 Pre-Routed Six Input Nor Gate
14. AA02 Pre-Routed Two Input And Gate
15. AAØ3 Pre-Routed Three Input And Gate
16. AAØ4 Pre-Routed Four Input And Gate
17. AAØ5 Pre-Routed Five Input And Gate
18. ORØ2 Pre-Routed Two Input Or Gate
19. ORØ3 Pre-Routed Three Input Or Gate
20. OR04 Pre-Routed Four Input Or Gate
21. ORØ5 Pre-Routed Five Input Or Gate
22. ENØl Pre-Routed Exclusive Nor Gate
23. EO01 Pre-Routed Exclusive Or Gate
24. DFØl Pre-Routed D Flip Flop
25. DFØ2 Pre-Routed D Flip Flop With Asynchronous Active Low Set
26. DFØ3
         Pre-Routed D Flip Flop With Asynchronous Active Low Reset
27. DFØ4
          Pre-Routed D Flip Flop With Asynchronous Active Low Set And
          Active Low Reset
28. DFØ5
          Pre-Routed D Flip Flop With Asynchronous Set
29. DFØ6 Pre-Routed D Flip Flop With Asynchronous Reset
30. DF07 Pre-Routed D Flip Flop With Asynchronous Set and Reset
31. DLØ1 Pre-Routed Latch with Q and QN
32. DL18 Pre-Routed Latch With Set and Reset
33. DL19 Pre-Routed Latch With Set
34. DLIA Pre-Routed Latch With Reset
35. DL1B Pre-Routed Latch With Active Low Set 36. DL1C Pre-Routed Latch With Active Low Reset

    DLlD Pre-Routed Latch With Acive Low Set and Reset

38. ANØl Pre-Routed And Nor Gates
39. ANØ2 Pre-Routed And Nor Gate
40. ANØ3 Pre-Routed And Nor Gate
41. ANØ4 Pre-Routed And-Nor-Nor Gate
42. ONØl Pre-Routed Or-Nand Gate
43. ONØ2 Pre-Routed Or-Nand Gate
44. ONØ3 Pre-Routed Or-Nand Gate
45. ONØ4 Pre-Routed Or-Nand-Nand Gate
46. AOØ1 Pre-Routed And-Or Gate
47. RS00 Pre-Routed Set-Reset Nand Gate Latch
```

48. RSØl Pre-Routed Nor S R Latch

- 49. IT02 Pre-Routed Inverter Driving A Transmission Gate
- 50. Two Pre-Routed Inverters In Parallel Driving A Transmission Gate
- 51. Three Pre-Routed Invertes In Parallel Driving A Transmission Gate
- 52. Four Pre-Routed Inverters In Parallel Driving A Transmission Gate
- 53. Six Pre-Routed Inverters In Parallel Driving A Transmission Gate
- 54. IIIl Pre-Routed Clock Driver With A Single Inverter Followed By A Single Inverter
- 55. II12 Pre-Routed Clock Driver With A Single Inverter Followed By
 Two Inverters in Parallel
- 56. III3 Pre-Routed Clock Driver With A Single Inverter Followed By Three Inverters in Parallel
- 57. II21 Pre-Routed Clock Driver With Two Inverters In Parallel Followed By A Single Inverter
- 58. II22 Pre-Routed Clock Driver With Two Inverters In Parallel Followed by Two Inverters In Parralel
- 59. II31 Pre-Routed Clock Drive WIth Three Inverters In Parallel Followed By A Single Inverter
- 60. IB02 Pre-Routed CMOS Inverting Input Buffer
- 61. IBØ4 Pre-Routed CMOS Inverting Input Buffer With Pull-Up
- 62. IBØ6 Pre-Routed CMOS Inverting Input Buffer With Pull-Down
- 63. IBØ8 Pre-Routed TTL Inverting Input Buffer
- 64. IBØA Pre-Routed TTL Inverting Input Buffer With Pull-Up
- 65. IBØC Pre-Routed TTL Inverting Input Buffer With Pull-Down
- 66. IOØ5 Tri-State Bidirectional Buffer
- 67. OBØl TTL Output Buffer
- 68. OBØ3 CMOS Output Buffer
- 69. OBØD Tri-State Output Buffer
- 70. OB07 Open Drain Output Buffer
- 71. OBØ5 Open Drain Output Buffer
- 72. PPØ1 VSS Ground Pin
- 73. PPØ2 VDD Power Pin

Process And Temperature Derating Curves Power Supply Derating Curves



August 1984

3u double - METAL HCMOS GATE ARRAYS

Description: Single Pre-Routed Inverter

Logic Symbol	Truth	Table	Input	Loading
	A	, Q	Logic Input	Equivalent Unit Loads
A - Q	H L	L H	A	1
			•	- -

Equivalent Gate Count: 1
Bolt Syntax: Q .INØ1 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nur	nber (of Un	it Lo	ads
FROM	ТО		1	2	3	4	8
A	Q	t _{PLH}	1.3	1.9	2.4	2.9	5.Ø
	4 4 5 4 4	t _{PHL}	Ø.6	Ø.9	1.3	1.6	3.0

Intrinsic	Parameters	
tdx	ktdx	
Ø.8	2.52	
Ø.3	. 1.58	

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS

Description: Two Pre-Routed Inverters In Parallel

Logic Symbol	Truth	Table	Input	Loading
. IN02	A	Q	Logic Input	Equivalen Unit Load
A - Q	H L	L H	Ā	2
	16			

Equivalent Gate Count: 1
Bolt Syntax: Q .INØ2 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	mber	of Ur	nit L	oads
FROM	то		1	2	3	4	8
A	Q	t _{PLH}	Ø.8	1.1	1.4	1.6	2.7
E 12 00		t _{PHL}	Ø.2	Ø.4	Ø.6	Ø.8	1.6

Intrinsic	Parameters	
tdx	ktdx	
Ø.5	1.31	
Ø.Ø	.96	

Propagation Delay Equation: tpx = tdx + ktdx * CL



August 1984

JU DOUBLE - METAL HOMOS GATE ARRAYS

Description : Three Pre-Routed Inverters In Parallel

Logic Symbol	Truth	Table	Input	Loading
	A	, Q	Logic Input	Equivalent Unit Loads
A - O	H L	L H	A	3

Equivalent Gate Count: 2
Bolt Syntax: Q.INØ3 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	ımber	of Un	it Loa	ds
FROM TO	·	4	8	12	16	20
A Q	t _{PLH}	1.4	2.1	2.8	3.5	4.3
	t _{PHL}	Ø.6	1.1	1.6	2.2	2.7

Intrinsic	Parameters
tdx	ktdx
Ø.6	Ø.9
ø.ø	Ø.6

Propagation Delay Equation: tpx = tdx + ktdx * CL



August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS

Description: Four Pre-Routed Inverters In Parallel

		Input Loading		
A	Q	Logic Input	Equivalent Unit Loads	
H L	L H	A	4	
			·	
	Н	H L	A Q Input H L H	

Equivalent Gate Count: 2
Bolt Syntax: Q .INØ4 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Number of Uni		Unit	t Loads		
FROM	то		4	8	1	2	16	20
A	Q	t _{PLH}	1.1	1.7	2	. 3	2.9	3.5
ac tell	. v . (,	t _{PHL}	Ø.4	Ø.9	1	. 4	1.9	2.4

Intrinsic	Parameters
tdx	ktdx
Ø.5	Ø.71
Ø . Ø	Ø.58

Propagation Delay Equation: tpx = tdx + ktdx * CL



August 1984

3u double - METAL HOMOS GATE ARRAYS

Description: Six Pre-Routed Inverters In Parallel

Logic Symbol	Truth Table		Input	Loading
	A	, Q	Logic Input	Equivalent Unit Loads
A - Q	H L	L H	A	6
			.	

Equivalent Gate Count: 3
Bolt Syntax: Q .INØ6 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. De	lay (ns)	Parameter	Number of Unit Load			ds		
FROM	то		4	8	1	2	16	20
A	Q	t _{PLH}	Ø.9	1.4	1.	8	2.2	2.7
a, .,		t _{PHL}	Ø.2	Ø.5	ø.	8 .	1.1	1.5

Intrinsic	Parameters	
tdx	ktdx	
Ø.5	Ø.52	
Ø.Ø	Ø.39	-

Propagation Delay Equation: tpx = tdx + ktdx * CL



August 1984

JU DOUBLE - METAL HCMOS GATE ARRAYS

Description:

Pre-Routed Two Input Nand Gate

Logic Symbol	Truth Table		Input Lo	ading
	А В	ı Q	Logic Input	Equivalent Unit Loads
	L X X L	Н	Any Input	1
A NAME	н н	L		

Equivalent Gate Count: 1

Bolt Syntax: Q . NAØ2 A B;

Switching Characteristics:

Conditions: V_{DD} = 5V, T_J = 25 °C, Typical Process

Max. Delay (ns)	Parameter	ber o	f Un	it Lo	ads	
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	1.8	2.3	2.8	3.4	5.4
A Anna A	^t PHL	1.0	1.5	1.9	2.4	4.2

Intrinsic	Para	meters
tdx	(3)	ktdx
1.3		2.49
0.6		2.14

Propagation Delay Equation: tpx = tdx + ktdx * CL



August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Three Input Nand Gate

Logic Symbol	Truth Table		Input Lo	ading		
**************************************	A	В	С	, Q	Logic Input	Equivalent Unit Loads
	L	Х	Х	Н		
A Q	х	L	χ	н	Any Input	1.
c HA03	Х	X	L	Н		
NOT SERVICE U	Н	Н	Н	L	•••	

Equivalent Gate Count: 2

Bolt Syntax: Q .NAØ3 A B C;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads					
FROM TO		1	2	3	4	8	
Any Input Q	t _{PLH}	2.5	3.0	3.6	4.1	6.3	
	t _{PHL}	2.1	2.8	3.4	4.1	6.7	

Intrinsic	Parameters	7.
tdx	ktdx	
1.9	2.62	
1.5	3,10	

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



August 1984

3u double - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Four Input Nand Gate

Truth	Table	Input	Loading
A B C D	1 9	Logic Input	Equivalent Unit Loads
L X X X	н	50 AG 50	
4	1000	Any Input	.1
(a) (a) (a) (b) (a) (a) (a) (a) (a) (a) (a) (a) (a) (a	1		

H H H H	L		
	A B C D L X X X X L X X X X L X X X X L X	L X X X H X L X X H X X L X H X X X L H	Logic Input L X X X H X L X X H X X L X H X X X L X H X X X L H

Equivalent Gate Count: 2

Bolt Syntax: Q .NAØ4 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nur	nber (of Un	it Lo	ads
FROM TO	resolvence and the return resource	1	2	3	4	8
Any Input Q	t _{PLH}	2.7	3.3	3.9	4.4	6.7
	t _{PHL}	3.0	3.9	4.7	5.5	8.8

Intrinsic	Parameters	
tdx	ktdx	
2.2	2.69	
2.2	3.95	

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Six Input Nand Gate

Logic Symbol	Truth Table	Input L	oading
*	A B C D E F , Q	Logic Input	Equivalent Unit Loads
A B C D E HAØ6	L X X X X X H X L X X X X H X X L X X X H X X X L X X H X X X X L X H X X X X X L X H X X X X X L X H X H X H X X X X X L X H	Any Input	

Equivalent Gate Count: 3

Bolt Syntax: Q .NAØ6 A B C D E F;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	3.3	4.0	4.6	5.2	7.7
1	t _{PHL}	5.9	7.2	8.4	9.6	14.5

Intrinsic	Parameters	7
tdx	ktdx	
2.7	2.96	
4.7	5.81	

Propagation Delay Equation: tpx = tdx + ktdx * CL



N0Ø2

August 1984

3U DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Two Input Nor Gate

Logic Symbol	Truth Table	Input Loading
	A B Q	Logic Equivalent Input Unit Loads
A NOOZ	L L H X H L H X	Any Input 1

Equivalent Gate Count: 1
Bolt Syntax: Q .NOØ2 A B;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nun	nber o	of Un	it Loa	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.4	3.4	4.3	5.2	8.9
	t _{PHL}	0.8	1.1	1.4	1.8	3.1

Intrinsic	Parameters	
Intrinsic	rarameters	
tdx	ktdx	
1.5	4.39	
0.5	1.55	

Propagation Delay Equation: tpx = tdx + ktdx * CL



N0Ø3

August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Three Input Nor Gate

Logic Symbol	Truth Table	Input Loading
	_A B C Q	Logic Equivalent Input Unit Loads
B Q	L L L H X X H L X H X L H X X L	Any Input 1
æ		

Equivalent Gate Count: 2

Bolt Syntax: Q .NOØ3 A B C;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	4.7	6.1	7.5	8.9	14.6
	t _{PHL}	1.0	1.3	1.6	1.9	3.1

Intrinsic	Parameters
tdx	ktdx
3.3	6.72
0.7	1.42

Propagation Delay Equation: tpx = tdx + ktdx * C_L
Unit Load = .21 pf including statistical wiring capacitance



NOØ4

August 1984

JU DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Four Input Nor Gate

Logic Symbol	Truth Table	Input Loading
	A B C D Q	Logic Equivalent Input Unit Loads
B HOS4	L L L L H X X X H L X X H X L X H X X L H X X X L	Any Input 1
	*	

Equivalent Gate Count: 2

Bolt Syntax: Q .NOØ4 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	lay (ns) Parameter		mber	of Uni	t Load	ds
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	7.5	9.3	11.1	12.8	2ø.ø
	t _{PHL}	1.1	1.4	1.8	2.1	3.3

Intrinsic	Parameters
tdx	ktdx
5.7	8.55
0.8	1.5Ø

Propagation Delay Equation: tpx = tdx + ktdx * CL



N0Ø6

August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Six Input Nor Gate

Logic Symbol	Truth Table	Input Loading
	ABCDEFIQ	Logic Equivalent Input Unit Loads
B C D D E NO86	L L L L L H X X X X X H L X X X X H X L X X X H X X L X X H X X X L X H X X X X L	Any Input 1
	HXXXXX	

Equivalent Gate Count: 3

Bolt Syntax:

Q .NOØ6 A B C D E F;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads
FROM TO		1 2 3 4 8
Any Input Q	t _{PLH}	14.6 17.3 20.0 22.7 33.6
Free Parison	^t PHL	1.3 1.6 1.9 2.2 3.4

Intrinsic	Parameters
tdx	ktdx
11.9	12.9
1.0	1.4

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



AAØ2

August 1984

3U DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Two Input And Gate

Logic Symbol	Truth	Table	Input Lo	ading
	АВ	Į Q	Logic Input	Equivalent Unit Loads
A 2 0	L X X L H H	L L H	Any Input	1

Equivalent Gate Count: 2

Bolt Syntax: Q .AAØ2 A B; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nur	nber o	of Un	it Loa	ads
FROM TO	1	2	3	4	8	
Any Input Q	t _{PLH}	2.2	2.7	3.2	3.7	5.8
	t _{PHL}	2.2	2.5	2.8	3.1	4.3

Intrinsic	Parameters	
tdx	ktdx	
1.7	2.5	
1.9	1.4	

Propagation Delay Equation: tpx = tdx + ktdx * CL



AAØ3

August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS

Description Pre-Routed Three Input And Gate

Logic Symbol	Truth Table	Input Loading
	: A B C Q	Logic Equivalent Input Unit Loads
B 2 0	L X X L L X X L H H H H	Any Input 1

Equivalent Gate Count: 2

Bolt Syntax: Q .AAØ3 A B C; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Delay (ns) Parameter		mber o	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	3.3	3.8	4.4	4.9	7.1
	t _{PHL}	2.8	3.1	3.5	3.8	5.1

Parameters
ktdx
2.6
1.6

Propagation Delay Equation: tpx = tdx + ktdx * CL



AAØ4

August 1984

3u double - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Four Input And Gate

Logic Symbol	Truth Table	Input Loading			
	A B C D Q	Logic Equivalent Input Unit Loads			
A 3 Q	L X X X L L X L X X L X X L X L X L L L L H H H H	Any Input 1			
2					

Equivalent Gate Count: 3

Bolt Syntax: Q .AAØ4 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads					
FROM TO		1	2	3	4	8	
Any Input Q	t _{PLH}	4.2	4.8	5.3	5.9	8.2	
	tpHL	3.1	3.4	3.7	4.1	5.4	

Intrinsic	Parameters
tdx	ktdx
3.6	2.7
2.7	1.6

Propagation Delay Equation: tpx = tdx + ktdx * C_



AA215

August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS

Description:

Pre-Routed Five Input And Gate

Logic Symbol	Truth Table	Input Loading
	ABCDE Q	Logic Equivalent Input Unit Loads
B 3 Q	L X X X X L X L X X X X X L X X X X X L X L X L X X X L L L H H H H	Any Input 1

Equivalent Gate Count: 3

Bolt Syntax: Q .AAØ5 A B C D E;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads					
FROM TO		1	2	3	4	8	
Any Input Q	t _{PLH}	5.8	6.4	7.0	7.7	10.1	
	t _{PHL}	3.4	3.8	4.1	4.5	6.0	

Intrinsic	Parameters
tdx	ktdx
5.2	2.9
3.0	1.8

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



ORØ2

August 1984

3u double - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Two Input Or Gate

Logic Symbol	Truth Table	Input Loading			
	A B Q	Logic Equivalent Input Unit Loads			
A Z Q	L L L L X H H H H X	Any Input 1			

Equivalent Gate Count: 2 Bolt Syntax: Q .ORØ2 A B; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. Delay (ns)	Delay (ns) Parameter		Number of Unit Loads					
FROM TO		1	2	3	4	8		
Any Input Q	t _{PLH}	1.9	2.4	2.9	3.5	5.5		
y	t _{PHL}	2.7	3.1	3.5	3.8	5.2		

Intrinsic	Parameters
tdx	ktdx
1.4	2.5
2.4	1.7

Propagation Delay Equation: tpx = tdx + ktdx * CL



OR073

August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Three Input Or Gate

Logic Symbol		Truth Table			Input Loading		
	A	В	C	Q	Logic Input	Equivalent Unit Loads	
A 2 QRG3	L X X H	L X H X	L H X X	L H H H	Any Input	1	

Equivalent Gate Count: 2

Bolt Syntax: Q .ORØ3 A B C; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

ax. Delay (ns) Parameter		Number of Unit Loads					
FROM TO		1	2	3	4	8	
Any Input Q	t _{PLH}	2.2	2.7	3.3	3.8	5.8	
	t _{PHL}	4.9	5.3	5.7	6.2	7.8	

Intrinsic	Parameters
tdx	. ktdx
1.7	2.5
4.5	1.9

Propagation Delay Equation: tpx = tdx + ktdx * CL



ORØ4

August 1984

3U DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Four Input Or Gate

Logic Symbol		Truth T	able		Input L	oading
	АВ	C D	Q		Lagic Input	Equivalent Unit Loads
A B C D ORØ4	L L X X X X X H H X	X H H X X X	L H H H	Any	Input .	1,

Equivalent Gate Count: 3

Bolt Syntax: Q .ORØ4 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.3	2.8	3.4	3.9	5.9
	t _{PHL}	6.6	7.1	7.6	8.2	10.3

Intrinsic	Parameters
tdx	ktdx
1.8	2.5
6.1	2.5

Propagation Delay Equation: tpx = tdx + ktdx * CL



ORØ5

August 1984

3u double - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Five Input Or Gate

D E	Q L H	Logic Input Any Input	Equivalent Unit Loads
LL	L H		1
50 U 60 U 50 U 50 U 50 U 50 U 50 U 50 U		raiy input	1 -
XX	H		381
X X	Н		
2001 -0.00			
	CXX	CXX H	CXX H

Equivalent Gate Count: 3

Bolt Syntax: Q .ORØ5 A B C D E;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads
FROM TO		1 2 3 4 8
Any Input Q	t _{PLH}	2.4 2.9 3.5 4.0 6.2
	t _{PHL}	9.3 9.9 10.5 11.0 13.3

Intrinsic	Parameters
tdx	ktdx
1.9	2.6
8.8	2.7

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



EW01

August 1984

3u double - METAL HOMOS GATE ARRAYS

Description : Pre-Routed Exclusive Nor Gate

Logic Symbol	Truth T	able	Input L	oading
	AB	. 0	Logic Input	Equivalent Unit Loads
A) 3 - Q	L L L H H L H H	H L L	Any Input	. 1

Equivalent Gate Count: 3
Bolt Syntax: Q .ENØ1 A B;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nun	ber o	of Uni	t Loa	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	3.4	4.0	4.5	5.1	7.4
6.2	t _{PHL}	3.2	3.7	4.1	4.6	6.6

Intrinsic	Parameters	
tdx	ktdx	
2.9	2.7	
2.7	2.3	

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



EOØ1

August 1984

3U DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Exclusive Or Gate

Logic Symbol	Truth Table		Input Loading			
	_A B	1 Q	Logic Input	Equivalent Unit Loads		
A -) 3 E001	L L L H H L H H	L H H L	Any Input	2		

Equivalent Gate Count: 3

Bolt Syntax: Q .EOØ1 A B; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	No	umber	of U	nit L	oads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	3.6	4.7	5.7	6.7	10.0
	t _{PHL}	2.9	3.3	3.6	4.0	5.3

Intrinsic	Parameters
tdx	ktdx
2.6	5.0
2.6	1.6

Propagation Delay Equation: tpx = tdx + ktdx * CL



A Semiconductors

DFØ1

August 1984

Description: Pre-Routed D Flip Flop

3u DOUBLE - METAL HOMOS GATE ARRAYS

Logic Symbol		1	ruth	Ta	blе		Input Loa	ding
		c.	CN	D	, Q	QN	Logic Input	Equivalent Unit Loads
- c DF01 - c TF01 - c TF01		L † †	H ↓ ↓	X L H	No L H	1755 LNI	D All Other	3 2
3	<u>.</u>							

Equivalent Gate Count: 4

Bolt Syntax: Q QN .DFØ1 D C CN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. D	elay (ns)	Parameter	Nu	umber	of U	nit L	.oads
FROM	то		1	2	3	4	8
С	Q	t _{PLH}	0			4.4	
	tPHL				3.4		
	2)	t _{PLH}	3.7	4.3	4.8	5.3	7.5
Ç	QN	t _{PHL}	3.Ø	3.3	3.6	3.8	4.9
1 / 6		-			10		
			\dagger				
SI	ET-UP	то н		 	2.5		
91	ET-UP	TO L			2.7		

Intrinsic	Parameters
tdx	ktd>
2.2	2.6
1.9	1.8
3.2	2.6
2.8	1.3
	7


Propagation Delay Equation: tpx = tdx + ktdx * C



DFØ1

August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS





AMI Semiconductors

DFØ2

August 1984

31 DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed D Flip Flop With Asynchronous

Active Low Set

Logic Symbol	Truth Table	Input Loading
*	SN C CN D, Q QN	Logic Equivalent ; Input , Unit Loads
- n s a - c pro2 s a - c a - c a -	H L H X No Change H ↑ ↓ L L H H ↑ ↓ H H L L X X X H L	D 3 All Other 2
3		-

Equivalent Gate Count: 5

Q QN .DFØ2 D C CN SN; Bolt Syntax:

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. De	lay (ns)	Parameter	Nu	mber	of U	nit L	oads
FROM	ТО		1	2	3	4	8
С	Q	t _{PLH}				4.6	
С	QN	PLH t _{PHL}	4.4	5.Ø	5.5	6.1 4.1	8.3
SN	Q		2.3	2.9	3.4	4.Ø	6.3
SN	QN	t _{PHL}	2.6	2.9	3.2	3.5	4.7
S E	T-UP	то н			. 2.6		
SE	T-UP	TO L			3.3		


Intrinsic	Parameters
tdx	ktdx
2.3	2.8
2.5	2.5
3.9	2.7
3.9	1.4
2.3	1.4
2.3	1.4

Propagation Delay Equation: tpx = tdx + ktdx * C,



August 1984

3u double - METAL HOMOS GATE ARRAYS



August 1984

JU DOUBLE - METAL HCMOS GATE ARRAYS

Description:

Pre-Routed D Flip Flop With Asynchronous

Active Low Reset

Logic Symbol	Truth Table	Input Loading
	RN C CN D , Q QN	Logic Equivalent : Input Unit Loads
- c press	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	All Other 2

Equivalent Gate Count: 5

Bolt Syntax: Q QN .DFØ3 D C CN RN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. De	lay (ns)	Parameter	Nu	ımber	of U	nit L	oads.
FROM	TO		1	2	3	4	8
		t _{PLH}	3.0	3.6	4.2	4.8	7.1
C	Q	t _{PHL}	2.4	2.7	3.1	3.4	4.8
С	ON	t _{PLH}	3.8	4.4	5.Ø	5.5	7.8
C	QN	t _{PHL}	3.9	4.3	4.8	5.2	7.1
RN	QN.	t _{PLH}	3.4	4.0	4.5	5.0	7.2
RN	Q	t _{PHL}	4.1	4.4	4.8	5.2	6.7
SE	T-UP	то н			3.1		
SE	T-UP	TO L			2.8		


THEFTINSIC	Parameters
tdx	ktdx
2.4	2.8
2.0	1.7
3.2	2.7
3.4	2.2
2.9	2.6
3.7	1.8

Propagation Delay Equation: tpx = tdx + ktdx * C,



August 1984

3u double - METAL HCMOS GATE ARRAYS





August 1984

JU DOUBLE - METAL HCMOS GATE ARRAYS

Description:

Pre-Routed D Flip Flop with Asynchronous

Active Low Set and Active Low Reset

Logic Symbol	Truth Table	Input Loading
	SN RN C CN D, Q QN	Logic Equivalent Input , Unit Loads
- p s a - - c p = 04 - c a a -	H H L H X No Change H H ↑ ↓ L L H H H ↑ ↓ H H L	D 3 All Other 2
- ĵ - j	H L X X X L H L H X X X H L L L X X X Illegal	
·		

Equivalent Gate Count: 6

Bolt Syntax: Q QN .DFØ4 D C CN SN RN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	mber	of U	nit L	oads
FROM	ТО		1	2	3	4	8
С	Q	tPLH	3.1	3.7	4.3	4.9	7.3
C	Y	tPHL	3.0	3.5	4.0	4.6	6.7
С	QN	t _{PLH}	4.4	5.0	5.5	6.1	8.2
	QI.	t _{PHL}	4.0	4.5	4.9	5.4	7.3
SN	Q		2.3	2.8	3.4	4.0	6.3
SN	QN	t _{PHL}	3.2	3.7	4.1	4.6	6.4
RN	QN	t _{PLH}	2.4	3.Ø	3.5	4.1	6.2
RN	Q	tPHL	5.1	5.6	6.2	6.7	8.9
SET-	UP	то н			3.3		
SET-	UP	TO L			3.3		

Intrinsic	Parameters
tdx	ktdx
2.5	2.9
2.5	2.5
3.9	2.6
3.5	2.2
1.7	2.7
2.7	2.2
1.9	2.6
4.5	2.6

Propagation Delay Equation: tpx = tdx + ktdx * C




A Semiconductors

DFØ4

August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS





August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS

Description:

Pre-Routed D Flip Flop With Asynchronous

Set

Logic Symbol	Truth Table	Input Loading
·	S C CN D 1 Q QN	Logic Equivalent . Input Unit Loads
- D S Q - C DF05 5 - C Q -	L L H X No Change L ↑ ↓ L L H L ↑ ↓ H H L H X X X H L	D 3 All Others 2

Equivalent Gate Count: 5

Bolt Syntax: Q QN .DFØ5 D C CN S;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. De	lay (ns)	Parameter	Nui	mber	of Ur	it Lo	oads
FROM	то		1	2	3	4	8
С	Q	t _{PLH}	. 0			4.6	
		t _{PHL}					5.7
c	ON	^t PLH	5.6	6.6	7.6	8.6	12.6
C .	QИ	^t PHL					5.2
S	Q	^t PLH	3.7	4.3	4.9	5.5	7.9
S	QN	t _{PHL}	1.1	1.4	1.7	2.0	3.3
S	ET-UP	то н			2.6		
S	ET-UP	TO L		-030000	4.0		


tdx ktd 2.4 2.7 2.3 2.0 4.6 4.8 2.9 1.3 3.1 2.8
2.3 2.Ø 4.6 4.8 2.9 1.3
4.6 4.8 2.9 1.3
2.9 1.3
3.1 2.8
Ø.8 1.5

Propagation Delay Equation: tpx = tdx + ktdx * C,



August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS





August 1984

JU DOUBLE - METAL HCMOS GATE ARRAYS

Description:

Pre-Routed D Flip Flop With Asynchronous

Reset

Logic Symbol	Truth Table	Input Loading	
- D Q - C DF 06 5 - C D	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Logic Input D All Other	Equivalent Unit Loads 3 2
TO RUIT	H X X X L H		

Equivalent Gate Count:

Bolt Syntax: Q QN .DFØ6 D C CN R;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. De	lay (ns)	Parameter	Nu	mber	of U	nit L	oads
FROM	ТО		1	2	3	4	8
С	Q	t _{PLH}	AL HE SOA				11.4
		t _{PHL}			3.1		
C	QN	t _{PLH}	1		5.Ø		7.8 6.2
R	QN	t PLH			4.7	(Alice and Sept.)	
R .	Q	t _{PHL}	Ø.9	1.2	1.6	1.9	3.4
SET	-UP	TO H			3.5		
SET	-UP	TO L			2.8		


ktáx
4.9
1.7
2.7
1.6
2.7
1.7

Propagation Delay Equation: $tpx = tdx + ktdx * C_1$



August 1984

3u double - METAL HOMOS GATE ARRAYS





AMI Semiconductors

DFØ7

August 1984

30 DOUBLE - METAL HOMOS

GATE ARRAYS

Description: Pre-Routed D Flip Flop With Asynchronous Set

And Reset

Logic Symbol	Truth Table	Input Loading
,	S R C CN D , Q QN	Logic Equivalent Input , Unit Loads
- D S Q C DF07 - C 6 - C R	L L L H X No Change L L + + L L H L L + + H H L L H X X X L H H L X X X H L H H X X X Illegal	D 3 All Other 2
9 %	- 「元元」 (元元 - 元元元 - 元元元 - 二元元 - 二元 - 八元元 - 元元 - 元	

Equivalent Gate Count: 6

Bolt Syntax: Q QN .DFØ7 D C CN S R;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nur	nber	of Un	it Lo	ads
FROM	TO		1	2	3	4	8
С	Q	t _{PLH}		5.3	6.3 3.5	7.3	11.5
С	QN	tPLH			7.6		12.6
		t _{PHL}					6.2
R	QN -	t _{PLH}	4.0	5.Ø	6.Ø	7.Ø	11.0
R	Q	t PHL	Ø.9	1.3	1.6	1.9	3.2
S	. Q	t _{PLH}	4.8	5.8	6.8	7.8	11.8
s	QN	t _{PHL}	1.1	1.4	1.7	2.0	3.3
SE	T-UP	то н			3.6		
SE	T-UP	TO L			4.Ø		

Intrinsic Parameters
tdx ktdx

3.2 5.0

2.2 2,0

4.6 4.8

3.7 1.5

3.0 4.8

0.6 1.5

3.8 4.7


0.8 1.5

Propagation Delay Equation: tpx = tdx + ktdx * CL



August 1984

3u double - METAL HOMOS GATE ARRAYS





A Semiconductors

DLØ1

August 1984

Description: Pre-Routed Latch With Q and QN

30 DOUBLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Truth Table	Input Loading
· — — — — — — — — — — — — — — — — — — —	G GN D Q QN	Logic Equivalent . Input Unit Loads
- GDL01 - G Q	L H X No Chan H L D D DN	ge D 3 All Other 1
		•

Equivalent Gate Count: 2

Bolt Syntax: Q QN .DLØ1 D G GN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay	(ns)	Parameter	Nu	mber	of Ur	nit L	oads
FROM	ТО		1	2	3	4	8
G	Q	t _{PLH}	3.9		5.0		7.8 5.2
G	QN	t _{PLH}	2.9	3.4	4.0 3.1	4.6	6.9
D	Q · · ·	^t PLH			3.8		
D	Q	t _{PHL}	2.6	2.9	3.2	3.4	4.6
D .	QN	^t PLH	2.3	2.9	3.4	4.0	6.4
D	QN	t _{PHL}	1.2	1.6	2.0	2.3	3.8

Intrinsic	Parameters
tdx	ktdx
3.3	2.7
2.9	1.4
2.3	2.7
2.1	1.7
2.1	2.6
2.3	1.4
1.7	2.8
0.9	1.7


Propagation Delay Equation: tpx = tdx + ktdx * C,



DLØ1

August 1984

3u double - METAL HCMOS GATE ARRAYS





DL18

August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Latch With Set and Reset

Logic Symbol	ool Truth Table Input Loading		
	S R G GN D , Q	Logic Input	Equivalent Unit Loads
D S Q - G DL 18 3 G R	L L H X No Change L L H L D D L H X X X L H L X X X H H H X X X L	D All Other	1
,			

Equivalent Gate Count: 3

Bolt Syntax: Q .DL18 D G GN S R;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	N	umber	of U	Init L	.oads
FROM	ТО		1	2	3	4	8
G	Q	t _{PLH}					12.0
		t _{PHL}					6.1
	0	t _{PLH}	4.1	5.1	6.1	7.1	11.1
D	Q	t _{PHL}					5.9
S	Q .	t _{PLH}	6.2	7.2	8.3	9.3	13.3
R :	Q	t _{PHL}	1.5	1.8	2.1	2.4	3.6
2/ 000							
			-				
						445 mm 100 27 Car	

Intrinsic	Parameters
tdx	ktdx
4.0	4.8
3.5	1.5
3.1	4.8
3.0	1.4
5.2	4.8
1.2	1.4


Propagation Delay Equation: tpx = tdx + ktdx * C



DL18

August 1984

3u double - METAL HCMOS GATE ARRAYS





AMI Semiconductors

DL19

August 1984

Description: Pre-Routed Latch With Set

JU DOUBLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Truth Table	Input Loading
	S G GN D , Q	Logic Equivalent : Input , Unit Loads
- b S Q G DL 19 3	L L H X No Change L H L D D H X X X H	D 3 All other 1
· · · · · · · · · · · · · · · · · · ·		.

Equivalent Gate Count: 3

Bolt Syntax: Q .DL19 D G GN S;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

tPLH tPHL tPLH tPHL	2.6	3.2	4.8	5.7 5.1 4.3	6.4
t _{PHL} t _{PLH} t _{PHL}	2.6	3.2	4.8	5.1	6.4
t _{PLH}	2.6	3.2	3.7	4.3	6.4
	1 7 /				
PLH	3.7	4.2	4.8	5.4	7.7
	П				
	-				
		U.S. Vices			-
	PLH	t _{PLH} 3.7	PLH	PLH	T _{PLH} 3.7 4.2 4.8 5.4

Intrinsic	Parameters
tdx	ktdx
3.5	2.7
3.8	1.6
2.1	2.5
3.1	1.5
3.1	2.7


Propagation Delay Equation: tpx = tdx + ktdx * C,



DL19

August 1984

3u double - METAL HOMOS GATE ARRAYS





AMI Semiconductors

DL1A

August 1984

Description: Pre-Routed Latch With Reset

30 DOUBLE - METAL HCMOS GATE ARRAYS

Logic Symbol	Truth Table	Input Loading		
·	R G GN D , Q	Logic Equivalent . Input , Unit Loads		
- D Q - G DL 1A 3 - G R	L L H X No Change L H L D D H X X X L	D 3 All Other 1		
•				

Equivalent Gate Count: 3

Bolt Syntax: Q .DL1A D G GN R;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max.	Delay (ns)	Parameter	Nui	mber	of Un	it Lo	ads
FROM	ТО		1	2	3	4	8
	0	t _{PLH}	5.5	6.5	7.5	8.4	12.4
G	G Q	t _{PHL}	3.2	3.5	3.8	4.1	5.3
D	D 0	t _{PLH}	4.2	5.2	6.2	7.3	11.3
ע	Q	t _{PHL}	2.6	2.9	3.2	3.4	4.5
R	Q	t _{PHL}	1.7	2.0	2.3	2,6	3.8
,							
						17/	

Intrinsic	Parameters
tdx	ktáx
4.5	4.7.
2.9	1.4
3.2	4.8
2.4	1.3
1.4	1.4


Propagation Delay Equation: tpx = tdx + ktdx * C



DLJA

August 1984

3u double - METAL HOMOS GATE ARRAYS





ANI Semiconductors

DL1B

August 1984

Description: Pre-Routed Latch With Active Low Set

30 DOUBLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Truth Table	Input Loading			
·	SN G GN D Q	Logic Equivalent <u>.</u> Input Unit Loads			
$-\frac{G}{G}$	H L H X No Change H H L D D L X X X H	D 3 All Other 1			
8					

Equivalent Gate Count: 3

Bolt Syntax: Q .DL1B D G GN SN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. De	lay (ns)	Parameter	Number of Unit Loads
FROM	TO		1 2 3 4 8
G	Q	t _{PLH}	4.1 4.7 5.2 5.7 7.9
		t _{PHL}	3.9 4.4 4.9 5.4 7.4
D	Q	t _{PLH}	2.7 3.3 3.8 4.3 6.5
<i>D</i>	D Q	t PHL	3.2 3.7 4.2 4.6 6.5
SN	Q	PLH	3.6 4.2 4.7 5.2 7.3
			1

Intrinsic	Parameters
tdx	ktdx
3.6	2.6
3.4	2.3
2.2	2.6
2.8	2.2
3.1	2.5


Propagation Delay Equation: tpx = tdx + ktdx * C1



DLIB

August 1984

JU DOUBLE - METAL HOMOS GATE ARRAYS





AMI Semiconductors

DL1C

August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Latch With Active Low Reset

Logic Symbol	Truth Table	Input Loading		
	RN G GN D 1 Q	Logic Equivalent <u>.</u> Input Unit Loads		
- GDL1C	H L H X No Change H H L D D L X X X L	D 3 All Other 1		
ř				

Equivalent Gate Count: 3

Bolt Syntax: Q .DL1C D G GN RN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	lay (ns)	Parameter	Number of Unit Loads
FROM	ТО		1 2 3 4 8
G	Q	t _{PLH}	4.4 5.0 5.5 6.1 8.3 3.3 3.5 3.8 4.1 5.2
D	Q	t _{PLH}	3.2 3.8 4.3 4.9 7.1 2.6 2.9 3.2 3.5 4.6
RN	· · · Q· · ·	PHL	3.1 3.4 3.7 4.0 5.1
1			

Intrinsic	Parameters
tdx	ktáx
3.9	2.7
3.0	1.3
2.7	2.7
2.3	1.4
2.8	1.4


Propagation Delay Equation: tpx = tdx + ktdx * C



DL1C

August 1984

3u double - METAL HOMOS GATE ARRAYS





AMI Semiconductors

DL1D

August 1984

34 DOUBLE - METAL HOMOS GATE ARRAYS

Description:

Pre-Routed Latch With Active Low Set

And Reset

Logic Symbol		Truth Table						Input Loading		
	sn	RN	G	GN	D ₁	Q			Logic Input	Equivalent , Unit Loads
- n S Q - G R	H H H L	H H L H	L H X	H L X	X D X	D L H	Change	A11	D Other	3 1
	L	L	X	Х	Х	Н				*
*										

Equivalent Gate Count: 3

Bolt Syntax: Q .DL1D D G GN SN RN;


Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

ay (ns)	Parameter	N	umber	of (Jnit	Loads	
TO		1	2	3	4	8	
0	t _{PLH}	5.0	5.5	6.0	6.6	8.8	
Q	tPHL	4.1	4.6	5.0	5.5	7.3	
_	t _{PLH}	3.6	4.1	4.7	5.2	7.4	
Q	1971 154171012	3.5	3.9	4.3	4.8	6.5	
Q		3.7	4.3	4.8	5.3	7.5	
Q	t _{PHL}	4.5	4.9	5.4	5.8	7.7	
•							
							_
	Q Q Q	TO Q t PLH t PHL Q t PLH t PHL Q t PLH	TO 1 Q t PLH 5.0 Q t PHL 4.1 Q t PLH 3.6 Q t PHL 3.5 Q t PLH 3.7 Q t PHL 4.5	TO 1 2 Q t PLH 5.0 5.5 Q t PHL 4.1 4.6 Q t PLH 3.6 4.1 Q t PHL 3.5 3.9 Q t PLH 3.7 4.3 Q t PHL 4.5 4.9	TO	TO	TO

2.6 2.2 2.6
2.2
2.6
2.1
2.6
2.2


Propagation Delay Equation: tpx = tdx + ktdx * C,



DLID

August 1984

3u double - METAL HOMOS GATE ARRAYS





AVII Semiconductors

ANØI

August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed And-Nor Gates

Logic Symbol	Truth Table	Input Loading
	A B C D I O	Logic Equivalent Input Unit Loads
B 2 ANØ1	L X L X H L X X L H X L L X H X L X L H H H X X L X X H H L	Any Input 1

Equivalent Gate Count: 2

Bolt Syntax: Q .ANØ1 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	5.3	6.3	7.3	8.2	12.2
	t _{PHL}	2.1	2.5	2.9	3.4	5.1

Intrinsic	Parameters	
tdx	ktdx	
4.3	4.7	
1.6	2.0	

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



ANØ2

August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed And-Nor Gate

Logic Symbol	Truth Table	Input Loading
	A B C Q	Logic Equivalent Input Unit Loads
A B 2 AHØ2	L X L H X L L H H H X L X X H L	Any Input 1
8	,	

Equivalent Gate Count:

Bolt Syntax: Q .ANØ2 A B C; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	3.9	4.8	5.7	6.7	10.5
m 108,7	t _{PHL}	1.6	2.1	2.5	3.0	4.8

Intrinsic	Parameters	-
tdx	ktdx	
2.9	4.5	
1.1	2.2	-

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



ANØ3

August 1984

3u double - METAL HOMOS GATE ARRAYS

Description: Pre-Routed And-Nor Gate

	ABCDIQ	Logic Input	Equivalent Unit Loads
c 2	X X X H	Any Input	1
ANØ3	LXLL H	1	

Equivalent Gate Count: 2

Bolt Syntax: Q . ANØ3 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Ur	it Loa	ds
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	6.4	7.8	9.2	10.6	16.3
	t _{PHL}	1.8	2.3	2.7	3.1	4.9

ŽŽ	Intrinsic	Parameters	
	tdx	ktdx	
	5.0	6.7	
	1.4	2.1	

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



AM Semiconductors

ANØ4

August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed And-Nor-Nor Gate

Logic Symbol	Truth Table	Input Loading
	A B C D I Q	Logic Equivalent Input Unit Loads
A B 3 ANO4	X X L L L L X L X L X L X H H X L H X H H L X H X H	Any Input 1
		9:

Equivalent Gate Count: 3

Bolt Syntax: Q .ANØ4 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns) Paramet		Parameter	Nun	nber o	of Unit Loads		
FROM	TO		1	2	3	4	8
Any Input	Q	t _{PLH}	3.6	4.6	5.6	6.7	10.8
		t _{PHL}	3.0	3.3	3.6	3.9	5.2

Intrinsic	Parameters	
tdx	ktdx	
2.6	4.9	
2.6	1.6	

Propagation Delay Equation: tpx = tdx + ktdx * CL



ONØI

August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Or-Nand Gate

Logic Symbol	Truth	Table	Input	Loading
	A B C D	Q	Logic Input	Equivalent Unit Loads
C D ONE1	H X H X H X H X H X H X H X X L L X X X L L	L L L - H H	Any Input	1
L				

Equivalent Gate Count: 3

Bolt Syntax:

Q .ONØ1 A B C D;

Switching Characteristics:

Conditions: V_{DD} = 5V, T_{J} = 25 °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	5.1	6.0	7.0	7.9	11.7
9 1141	t _{PHL}	2.1	2.6	3.0	3.4	5.2

Intrinsic	Parameters
tdx	ktdx
4.1	4.52
1.7	2.07

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



01102

August 1984

3U DOUBLE - METAL HOMOS GATE ARRAYS

Description : Pre-Routed Or-Nand Gate

Logic Symbol		Tri	uth 7	[able		Input	Loading
	A	В	С	, Q	1	Logic Input	Equivalent Unit Loads
C ONSE Q	X H X	X X H	L H H	H L L	Any	Input .	1

Equivalent Gate Count: 2

Bolt Syntax: Q .ONØ2 A B C; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	4.1	5.1	6.1	7.1	11.0
2 S 1 E 2 T X	t _{PHL}	1.6	2.1	2.6	3.0	4.9

Intrinsic	Parameters
tdx	ktdx
3.1	4.7
1.1	2.2

Propagation Delay Equation: tpx = tdx + ktdx * CL



ANI Semiconductor

ONØ3

August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Or-Nand Gate

Logic Symbol	Truth	Table	Input	Loading
	A B C D	1 Q	Logic Input	Equivalent Unit Loads
C S ON03	X X X L X X L X L L X X X H H H H X H H	H H L L	Any Input	1
	9			

Equivalent Gate Count: 2

Bolt Syntax: Q .ONØ3 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Nur	nber (of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.8	3.7	4.7	5.6	9.4
***	t _{PHL}	1.9	2.6	3.3	3.9	6.5

Intrinsic	Parameters	
tdx	ktdx	
1.9	4.5	
1.3	3.1	

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



AVII Semiconductors

ONØ4

August 1984

3U DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Or-Nand-Nand Gate

Logic Symbol	Truth Table	Input Loading
	_ A B C D Q	Logic Equivalent Input Unit Loads
A B 3 ON04	X H X L L L X H X L L X H L X L L L X X H X L X L	Any Input 1

Equivalent Gate Count: 3

Bolt Syntax: Q .ONØ4 A B C D;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loa			ads	
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.3	2.8	3.3	3.8	5.9
	t _{PHL}	2.6	3.1	3.6	4.1	6.0

Intrinsic	Parameters
tdx	ktdx
1.7	2.5
2.1	2.3

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



A0Ø1

August 1984

3U DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed And-Or Gate

Logic Symbol	Truth Table	Input Loading			
	A B C ₁ Q	Logic Equivalent Input Unit Loads			
A 2 A081	X X H H L X L L X L L L H H X H	Any Input 1			

Equivalent Gate Count: 2

Bolt Syntax: Q .AOØ1 A B C; Switching Characteristics:

Conditions: V_{DD} = 5V, T_{J} = 25 °C, Typical Process

Max. Delay (ns)	Parameter	Nun	nber	of Un	it Lo	ads
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	2.7	3.3	3.8	4.3	6.5
1 4	t _{PHL}	4.1	4.5	4.9	5,3	6.9

Intrinsic	Parameters
tdx	ktdx
2.2	2.6
3.7	1.9

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



RSØØ

August 1984

JU DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Set-Reset Nand Gate Latch

Logic Symbol	Truth Table	Input Loading		
[SN RN IQ QN	Logic Equivalent Input Unit Loads		
R RS00	L L H H L H L H L H H H C	Any Input 1		

Equivalent Gate Count: 2

Bolt Syntax: Q QN .RSØØ RN SN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nui	mber	of Un	it Lo	ads
FROM	ТО		1	2	3	4	8
SN	. Q	t _{PLH}	2.2	2.7	3.2	3.8	5.9
RN		t _{PHL}	3.0	3.4	3.9	4.3	6.1

Intrinsic	Parameters
tdx	ktdx
1.6	2.5
2.6	2.1

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



RSZ1

August 1984

3U DOUBLE - METAL HOMOS GATE ARRAYS

Description: Pre-Routed Nor S R Latch

Logic Symbol	Truth	Table	Input Loading		
	S R	Q QN	Logic Input	Equivalent Unit Loads	
R _{RS01}	L L L H H L H H	No change L H H L L L	Any Input	1	

Equivalent Gate Count: 2

Bolt Syntax: Q QN .RSØ1 R S;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	mber	of U	nit L	oads
FROM	TO		1	2	3	4	8
S	Q	t _{PLH}	3.5	4.4	5.4	6.3	10.0
R	Q	t _{PHL}	1.Ø	1.3	1.6	1.9	3.2

Intrinsic Parameters
tdx ktdx
2.6 4.4
Ø.7 1.5

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



AMI Semiconductors

ITØ2

August 1984

Description: Pre-Routed Inverter Driving a

Transmission Gate

3U DOUBLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Truth Table	Input Loading
*	A G GN Q	Logic Equivalent ; Input Unit Loads
P Q N G	A L H Z A H L AN	Any Input 1

Equivalent Gate Count: 2

Bolt Syntax: Q .ITØ2 A G GN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	mber	of U	nit L	oads
FROM	ТО		1	2	3	4	8
G	Q	t _{PLH}	1.8		3.1		
A	Q	t _{PLH}	2.5	3.2	3.8	4.5	7.1
7 11 10	-						

Intrinsic Parameters
tdx ktgx

1.1 3.2

0.5 2.0

1.9 3.1

0.8 1.9

Propagation Delay Equation: tpx = tdx + ktdx * C



·IT06

August 1984

Description:

Two Pre-Routed Inverters In Parallel Driving A

Transmission Gate

30 DOUBLE - METAL HCMOS GATE ARRAYS

Logic Symbol	Truth Table	Input Loading
[A G GN Q	Logic Equivalent Input Unit Loads
$\begin{array}{c c} P & 0 \\ \hline N & G \end{array}$	A L H Z A H L AN	A 2 All Other 1
		*
		•

Equivalent Gate Count: 2

Bolt Syntax: Q .ITØ6 A G GN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. De	elay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM	TO		1	2	3	4	8
A	Q	PLH	2.1	2.6	3.1	3.6	5.8
		† _{PHL}	Ø.9	1.2	1.6	1.9	3.4
- G	Q	PLH	1.4	2.1	2.7	3.3	5.8
		PHL	Ø.9	1.3	1.7	2.1	3.9
	· · · · · · · · · · · · · · · · · · ·						
		 					
		-					

	Parameters
tdx	ktáx
1.6	2.5
0.5	1.7
Ø.8	3.Ø
Ø.5	2.ø

Propagation Delay Equation: $tpx = tdx + ktdx * C_1$



AMI Semiconductors

ITØ8

August 1984

3U DOUBLE - METAL HCMOS GATE ARRAYS

Description:

Three Pre-Routed Inverters In Parallel Driving A

Transmission Gate

Logic Symbol	Truth Table	Input Loading
	A G GN Q	Logic Equivalent Input Unit Loads
A P Q N G	A L H Z A H L AN	A 3 All Other 1

Equivalent Gate Count: 3

Bolt Syntax: Q . ITØ8 A G GN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. De	lay (ns)	Parameter	Nu	mber	of Un	it Lo	ads
FROM	ТО		1	2	3	4	8
A	Q	t _{PLH} t _{PHL}	1.9 Ø.8	2.3	2.8	3.2	5.1
G	Q	t _{PLH}	1.3	1.8	2.4	3.0	5.2 3.4
	(*)						-

Intrinsic	Parameters
tdx	ktáx
1.4	2.2
Ø.5	1.4
Ø.7	2.7
Ø.5	1.7

Propagation Delay Equation: $tpx = tdx + ktdx * C_1$



AMI Semiconductors

ITØA

August 1984

JU DOUBLE - METAL HCMOS GATE ARRAYS

Description: Four Pre-Routed Inverters In Parallel Driving A

Transmission Gate

Logic Symbol	Truth Table	Input Loading	
	A G GN , Q		valent Loads
P Q N G	A L H Z A H L AN	A 4 All Other 1	
			9
*			

Equivalent Gate Count: 3

Bolt Syntax: Q .ITØA A G GN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	N	umber	of U	nit L	oads
FROM	TO		1	2	3	4	8
		t _{PLH}	1.6	2.Ø	2.5	2.9	4.7
A	Q	t _{PHL}	Ø.5	Ø.8		1.4	2.6
		t _{PLH}	1.2	1.8	2.3	2.8	4.9
G	Q ,	t _{PHL}	Ø.8	1.2	1.5	1.9	3.4
	,						
		 	<u> </u>				
					_		

tdx	ktáx
	KLUX
1.2	2.1
Ø.2	1.4
Ø.7	2.5
Ø.5	1.7

Propagation Delay Equation: $tpx = tdx + ktdx * C_1$

ITØC

August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS

Description:

Six Fre-Routed Inverters In Parallel Driving A

Transmission Gate

Logic Symbol	Truth Tabl	e	Input Load	ding
	A G GN	Q	Logic Input	Equivalent Unit Loads
A P G	A L H A H L	Z AN	A All Other	6 1
*				

Equivalent Gate Count: 4

Bolt Syntax: Q .ITØC A G GN;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

ay (ns)	Parameter	Nu	ımber	of Ur	nit Lo	ads
ТО		1	2	3	4	8
Q	t _{PLH} t _{PHL}	1.5 Ø.5	1.9			4.1
Q	t _{PLH} t _{PHL}	1.2 Ø.8	1.7	2.1	2.6	4.6
				-		
	T0 Q Q	Q tplh tphL tplh tphL	TO 1 Q t PLH 1.5 t PHL Ø.5 Q t PLH 1.2 t PHL Ø.8	TO 1 2 Q tplH 1.5 1.9 tphL Ø.5 1.7 Q tplH 1.2 1.7 tphL Ø.8 1.2	TO 1 2 3 Q tPLH 1.5 1.9 2.3 tPHL Ø.5 1.7 1.0 Q tPLH 1.2 1.7 2.1 tPHL Ø.8 1.2 1.5	TO 1 2 3 4 Q tPLH 1.5 1.9 2.3 2.6 tPHL Ø.5 1.7 1.Ø 1.3 Q tPLH 1.2 1.7 2.1 2.6 tPHL Ø.8 1.2 1.5 1.9

Intrinsic	Parameters
tdx	ktáx
1,1	1.8
Ø.2	1.3
Ø.7	2.3
ø.5	1.7

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



1111

August 1984

30 DOUBLE - METAL HOMOS GATE ARRAYS

Description:

Pre-Routed Clock Driver With a Single

Inverter Followed By a Single Inverter

Logic Symbol	Truth Table	Input Loading
	A QNQ	Logic Equivalent Input Unit Loads
A IN01 IN01 QH	H L H H L	A 1
•		

Equivalent Gate Count: 1

Bolt Syntax: Q QN .II11 A;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	lay (ns)	Parameter	Nu	mber	of Ur	nit L	oads
FROM	ТО	*	1	2	3	4	8
		t _{PLH}	2.6	3.7	4.9	6.Ø	10.6
A	Q	tPHL	2.9	4.0	5.Ø	6.1	10.3
	ON	t _{PLH}					7.4
A	A QN	t _{PHL}	Ø.9	1.3	1.7	2.1	3.8
10 14 189	to the second					70	
							
	3*0						
		-					
		<u> </u>					

Intrinsic	Parameters
tdx	ktáx
1.4	5.4
1.9	5.Ø
1.5	3.5
Ø.5	2.0
.,	

Propagation Delay Equation: tpx = tdx + ktdx * C,



AMI Se

Semiconductors

1112

August 1984

JU DOUBLE - METAL HCMOS GATE ARRAYS

Description:

Pre-Routed Clock Driver With A Single

Inverter Followed By Two Inverters In Parallel

Logic Symbol	Truth Table	Input Loading
	A QN Q	Logic Equivalent : Input , Unit Loads
A IIIIZ IHOZ QN	H L H L H L	A 1
		*
		•

Equivalent Gate Count: 2

Bolt Syntax: Q QN .II12 A; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	mber	of U	nit L	oads
FROM	TO		1	2	3	4	8
A	Q	t _{PLH}	1			4.6 5.5	
A	QN	t _{PLH}	10 Hall to 1946			4.9	
	A						
							-1 jan
							
			٠				

Intrinsic	Parameters
tdx	ktdx
1.4	3.8
2.0	4.1
2.2	3.2
Ø.8	1.8
*	
was - og en e-messeen	

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



1113

August 1984

30 DOUBLE - METAL HCMOS

GATE ARRAYS

Description: Pre-Routed Clock Driver With A Single

Inverter Followed By Three Inverters In Parallel

Logic Symbol	Truth Table	Input Loading
*	A QNQ	Logic Equivalent ; Input , Unit Loads
A IN01 IN03 QN	H L H	A 1

Equivalent Gate Count: 2

Bolt Syntax: Q QN . II13 A; Switching Characteristics:

Conditions: V_{DD} = 5V, T_J = 25 °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	mber	of Ur	iit Lo	oads
FROM	TO		1	2	3	4	3
A	Q	t _{PLH}			3.9		
A	QN	t _{PHL}			3.6 2.Ø		
	4.,	t _{PHL}	Ø.2	Ø.4	Ø.7	1.0	2.1
		X.			X		
15							
·		 	ļ				
			ļ				
	More Committee Committee and	TO THE POST OF THE				/// Lendal mid 17-1-	
				14			
	-						

Intrinsic Parameters ktax tdx 4.7 Ø.9 1.4 3.5 Ø.9 Ø.Ø 1.3

Propagation Delay Equation: tpx = tdx + ktdx * C



AMI Semiconducto

1121

August 1984

JU DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed Clock Driver With Two Inverters

In Parallel Followed By A Single Inverter

Logic Symbol	Truth	Table	Input L	oading
	A	QN Q	Logic Input	Equivalent , Unit Loads
A INGZ ING1 QN	H L	L H H L	A	2
				2

Equivalent Gate Count: 2

Bolt Syntax: Q QN .II21 A;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Del	ay (ns)	Parameter	Nu	mber	of Ur	nit Lo	oads
FROM	ТО		1	2	3	4	8
A	Q	t _{PLH}				3.3	
A	QN	t _{PLH} t _{PHL}				2.6	
1.7					9		# #
* .							
	,					S. St Dec. W.	
			<u> </u>				
		 	-				
			 				
			1				

Intrinsic	Parameters
tdx	ktdx
Ø . 8	3.0
1.4	2.7
1.2	1.7
Ø.1	1.1

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



1122

August 1984

30 DOUBLE - METAL HCMOS

GATE ARRAYS

Description: Pre-Routed Clock Driver With Two Inverters
In Parallel Followed By Two Inverters In Parallel

Logic Symbol	Truth Table	Input Loading
	AIQNQ	Logic Equivalent Input , Unit Loads
H II55 S ON ON ON	H L H L	A 2
•9		

Equivalent Gate Count: 2

Bolt Syntax: Q QN .II22 A; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

lay (ns)	Parameter	Nu	mber	of U	nit L	oads
то		1	2	3	4	8
Q	t _{PLH}	10.7575.999				
QN	t _{PLH}	3.5	4.2	4.9	5.5	8.3
	TO Q QN	Q tPLH tPHL PHL tPHL	TO 1 Q t PLH 2.5 PHL 3.2 QN t PLH 3.5 PLH 1.4	TO 1 2 Q t PLH 2.5 3.2 PHL 3.2 4.0 QN t PLH 3.5 4.2 QN PHL 1.4 1.9	TO 1 2 3 Q t PLH 2.5 3.2 3.8 t PHL 3.2 4.0 4.8 QN PLH 3.5 4.2 4.9 PHL 1.4 1.9 2.3	TO

Intrinsic	Parameters
tdx	ktdx
1.9	3.1
2.5	3.6
2.8	3.2
1.Ø	1.9
*	
	····

Propagation Delay Equation: tpx = tdx + ktdx * C,



AMI Semiconductors

1131

August 1984

30 DOUBLE - METAL HOMOS

GATE ARRAYS

Description:

Pre-Routed Clock Driver With Three Inverters

In Parallel Followed By A Single Inverter

Logic Symbol	Truth Table	Input Lo	pading
	AQ	Logic Input	Equivalent Unit Loads
A IN03 IN01 QN	H L H	A	3
		f a	
×			1

Equivalent Gate Count:

Bolt Syntax: Q QN . II31 A;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. De	lay (ns)	Parameter	Nu	ımber	of U	nit L	oads	
FROM	TO		1	2	3	4	8	
A	Q	t _{PLH}				4.5		
A	QN	t _{PLH}	1.2	1.4	1.7	3.8 1.9 Ø.7	2.9	
	X		7.1	<u> </u>	<u> </u>			
				1	NO.			

Intrinsic	Parameters
tdx	ktdx
Ø.8	4.4
1.4	2.9
1.4 Ø.9	1.2
Ø.Ø	Ø.9
14	
	×
1	

Propagation Delay Equation: tpx = tdx + ktdx * C



August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed CMOS Inverting Input Buffer

Logic Symbol	Truth	Table	Input	Loading
	A	Q	Logic Input	Equivalen Unit Load
PIN CMOSQ	H L	L H	A .	6

Equivalent Gate Count: Ø
Bolt Syntax: Q .IBØ2 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads
FROM TO		1 2 3 4 8
Any Input Q	t _{PLH}	Ø.5 Ø.6 Ø.7 Ø.8 1.3
	t _{PHL}	Ø.2 Ø.3 Ø.4 Ø.5 Ø.8

Intrinsic	Parameters
tdx	ktdx
Ø.4	Ø.5
Ø.2	Ø.4

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$

 $\cdot \bigcirc \cdot$



August 1984

3u double - METAL HCMOS GATE ARRAYS

Description: Pre- Routed CMOS Inverting Input Buffer With Pull-Up

Logic Symbol	Truth Table		Input Loading		
r	А	, Q	Logic Input	Equivalent Unit Loads	
PAD P VSS PIN IB04	H	L H	A .	6	

Equivalent Gate Count: Ø

Bolt Syntax: Q .IBØ4 A; Switching Characteristics:


Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads			
FROM TO		1 2 3 4 8			
Any Input Q	t _{PLH}	Ø.5 Ø.6 Ø.7 Ø.8 1.3			
	t _{PHL}	Ø.2 Ø.3 Ø.4 Ø.5 Ø.8			

Intrinsic	Parameters
tdx	ktdx
Ø.4	Ø.5
Ø.2	Ø.4

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$

NOVEMBER 1984



Gate Array Pull-Up Characteristics


NOTE: The values on this curve must be multiplied by 0.78 for double metal resistance values



August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed CMOS Inverting Input Buffer With Pull Down




Equivalent Gate Count: Ø
Bolt Syntax: Q .IBØ6 A;
Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads				
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	Ø.5	Ø.6	Ø.7	Ø.8	1.3
	t _{PHL}	Ø.2	Ø.3	Ø.4	Ø.5	Ø.8

Intrinsic	Parameters
tdx	ktdx
Ø.4	Ø.5
Ø.2	Ø.4

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$ Unit Load = .21 pf including statistical wiring capacitance NOVEMBER 1984



Gate Array Pull-Down Characteristics

NOTE: The values on this curve must be multiplied by 0.74 for double metal resistance values



August 1984

3U DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed TTL Inverting Input Buffer

Logic Symbol	irutn	Table	Input Loading		
	A	, Q	Logic Input	Equivalen Unit Load	
PIN TTL Q PAD IB08	H L	L H	A .	3	
			*		

Equivalent Gate Count: Ø

Bolt Syntax: Q .IBØ8 A; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_J = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads			
FROM TO		1 2 3 4 8			
Any Input Q	t _{PLH}	3.3 3.6 3.9 4.2 5.6			
	t _{PHL}	2.5 2.8 3.0 3.2 4.1			


Intrinsic	Parameters
tdx	ktdx
2.9	1.6
2.3	1.0

Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



August 1984

3U DOUBLE - METAL HOMOS GATE ARRAYS



IDD vs. VIN FOR TTL LEVEL TRANSLATOR



IBOA

August 1984

3u double - METAL HCMOS GATE ARRAYS

Description: Pre-Routed TTL Inverting Input Buffer With Pull-Up

Logic Symbol	Truth Table		Input Loading		
[7 <u>5</u> 5]	A	, Q	Logic Input	Equivalent Unit Loads	
P vss	Н	L	A	3 .	
PAD TTL	L	Н	,	4	
			n I		

Equivalent Gate Count: Ø Bolt Syntax: Q . IBØA A;

Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads			
FROM TO		1 2 3 4 8			
Any Input Q	t _{PLH}	3.3 3.6 3.9 4.2 5.6			
100	t _{PHL}	2.5 2.8 3.0 3.2 4.1			

Intrinsic	Parameters	
tdx	ktdx	
2.9	1.6	
2.3	1.0	


Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



IBØA

August 1984


3u double - Metal Homos Gate arrays



IDD vs. VIN FOR TTL LEVEL TRANSLATOR

IBØA

NOVEMBER 1984



Gate Array Pull-Up Characteristics

NOTE: The values on this curve must be multiplied by 0.78 for double metal resistance values




IBØC

August 1984

3U DOUBLE - METAL HCMOS GATE ARRAYS

Description: Pre-Routed TTL Inverting Input Buffer With Pull Down



Equivalent Gate Count: ø

Bolt Syntax: Q .IBØC A; Switching Characteristics:

Conditions: $V_{DD} = 5V$, $T_{J} = 25$ °C, Typical Process

Max. Delay (ns)	Parameter	Number of Unit Loads				
FROM TO		1	2	3	4	8
Any Input Q	t _{PLH}	3.3	3.6	3.9	4.2	5.6
	t _{PHL}	2.5	2.8	3.Ø	3.2	4.1

Intrinsic	Parameters	
tdx	ktdx	1
2.9	1.6	
2.3	1.0	

Propagation Delay Equation: tpx = tdx + ktdx * CL




AMI Semicond

7	T	C	-
- 1	10.4	IΛ	1
. 1	IJ	YJ	L

August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS




IDD vs. VIN FOR TTL LEVEL TRANSLATOR



IBØC

NOVEMBER 1984



Gate Array Pull-Down Characteristics

NOTE: The values on this curve must be multiplied by 0.74 for double metal resistance values

* .




I0Ø5

August 1984 Description:

Tri-State Bidirectional Buffer

JU DOUBLE - METAL HCMOS GATE ARRAYS



Equivalent Gate Count:

Contained Within Peripheral Cells, No Core Devices Used

Bolt Syntax: Q .IOØ5 A B;

Switching Characteristics: VDD = 5V, T_J = 25°C Typical Process

Max. Delay	y (ns)		Ca	pacitive	Load
From	To	Parameter	50pf	100pf	150pf
A	Q	t _{PLH}	7.9	13.2	18.5
		t _{PHL}	4.4	7.4	1ø.4
В	Q	^t PZH	6.7	12.1	17.6
		t _{PZL}	4.1	7.6	11.1
ITTL LOAD		t _{PLH}	5.5	9.Ø	12.4
A	Q	t _{PHL}	6.8	11.8	16.7
В	Q	t _{PZH}	4.1	7.5	1ø.9
		t _{PZL}	6.6	12.2	17.9

Delay	Coefficients
tdx	ktdx
2.5	Ø.1
1.4	Ø.1
1.2	Ø.1
Ø.6	ø.1
2.1	Ø.1
1.9	Ø.1
ø.7	Ø.1
ø.9	ø.l

Symbol	Parameters	Conditions	Min.	Typ.	Max.
IDSS	Output Leakage Currents	VOUT = VDD or VSS	-1ø µА		10 µA
VOL	Low Level Output Voltage	IOL = 4.Ø mA			Ø.4 V
VOH	High Level Output Voltage	IOH = −5.Ø mA	2.4 V		


Propagation Delay Equation: $tpx = tdx + ktdx * C_L$




1005

August 1984

3u DOUBLE - METAL HOMOS GATE ARRAYS







OBØ1

August 1984

TTL Output Buffer Description:

3U DOUBLE - METAL HCMOS GATE ARRAYS

Logic Symbol	Trut	h Table	Input	Loading
TTL PIN	A	Q	Logic Input	*Equivalent Unit Loads
PAD	Н	H	A	5
OBØ1	L	L		

Equivalent Gate Count:

Contained Within Peripheral Cell, No Core Devices Used

Bolt Syntax: Q .OBØl A;

Switching Characteristics: VDD = 5V, T_J = 25°C Typical Process

Max. Delay	y (ns)		Cap	acitive	Load
From	To	Parameter	50pf	100pf	150pf
D	Q	t _{PLH}	11.5 5.Ø	21.6	31.7
ITIL LOAD	Q	t _{PLH} t _{PHL}	7.ø 5.ø	12.7 8.4	18.5 11.7

1.4	Ø.2
1.7	Ø.1
1.2	Ø.1
1.7	Ø.1

Symbol	Parameters	Conditions	Min.	Typ.	Max.
VOL	Low Level Output Voltage	IOL = 4.0 mA			0.4V
VOH	High Level Output Voltage	IOH = -5.0 mA	2.4V		

Propagation Delay Equation: $tpx = tdx + ktdx * C_T$





AMI Semiconductors

0901

August 1984

3U DOUBLE - METAL HOMOS GATE ARRAYS







ANII Semiconductors

OBØ3

August 1984

Description: CMOS Output Buffer

JU DOUBLE - METAL HCMOS GATE ARRAYS

Ω		Logic Input	*Equivalent Unit Loads
1000			
L		A	5
H			
	Н	н	

Equivalent Gate Count: Contained Within Peripheral Cell, No Core Devices Used.

Bolt Syntax: Q .OBØ3 A;

Switching Characteristics: VDD = 5V, T_J = 25°C Typical Process

Max. Dela	ıy (ns)		Ca	pacitive	Load
From	To	Parameter	50pf	100pf	150pf
D	Q	t PLH PHL	6.8 5.3	11.6 8.4	16.5 11.6
ITTL LOAD		†PLH	4.9	8.ø	11.2
D	Q	t _{PHL}	8.1	13.6	19.1
			1		

2.Ø	Ø.1
2.2	Ø.1
1.7	ø.1
2.6	Ø.1


Symbol	Parameters	Conditions	Min.	Typ.	Max.
VOL	Low Level Output Voltage	IOL = lµA			Ø.Ø5V
VOH	High Level Output Voltage	IOH = lµA	4.95V		




OPØ3

August 1984

JU DOUBLE - METAL HOMOS GATE ARRAYS







AMI

Semiconductors

CBØD

August 1984

Description: Tri-State Output Buffers

3U SINGLE - METAL HOMOS GATE ARRAYS

Logic Symbol	Truth	Table	Inpu	t Loading
E PIN	_ A B	Q	Logic Input	*Equivalent Unit Loads
1 7 T	LH	н	В	3
A IC. PAD	LL	Z	A	4
N L	H L	L		
vss l obed	н н	Illegal		
Lauren			*.25 Pf PEF	R UNIT LOAD

Equivalent Gate Count: Contained Within Peripheral Cells, No Core Devices Used. Bolt Syntax: Q .OBØD A;

Switching Characteristics: VDD = 5V, T_J = 25°C Typical Process

Max. Delay	y (ns)		Ca	pacitive Load
From	To	Parameter	50pf	100pf 150pf
A	Q	t _{PLH}	9.3	16.2
		t _{PHL}	5.6	1Ø.4
ENABLE	Q	t _{PZH}	8.4	15.2
		t _{PZL}	5.7	11.4
DIGIDID	0	t PLZ		Ø.6
DISABLE	Q	t _{PHZ}		1.8

Delay	Coefficients
tdx	ktdx
2.5	Ø.1
Ø.8	Ø.1
1.5	ø.ı
Ø.1	Ø.1
Ø.6	ø
1.8	Ø

Symbol	Parameters	Conditions	Min.	Typ.	Max.
LDSS	Output Leakage Current		-1Ø µA		+1Ø μA
VOL	Low Level Output Voltage	IOL=4.Ø mA			. 4V
VOH	High Level Output Voltage	IOH=5.Ø mA			


Propagation Delay Equation: $tpx = tdx + ktdx * C_{T}$




ORØD

August 1984

3u double - Metal Homos gate arrays







CBØ7

August 1984

Description: Open Drain Output Buffer

JU DOUBLE - METAL HCMOS GATE ARRAYS

Logic Symbol *	Tru	th Table	Inpu	t Loading
PAD	A	Q	Logic Input	*Equivalent Unit Load
A PIN	H L	Z L	А	5
OB67 VSS			*.21 Pf PER	UNIT LOAD

Equivalent Gate Count: Contined Within Peripheral Cell, No Core Devices Used.

Bolt Syntax: Q OBØ7 A;

Switching Characteristics: VDD = 5V, T_J = 25°C Typical Process

Max. Delay (ns)		Ca	pacitive	Load
From To	Parameter	50pf	100pf	150pf
A Q lK Resistor	t _{PHL}	4.8	8.3	11.8
A Q 10K RESISTOR	t _{PHL}	4.7	8.ø	11.4

Delay	Coefficients
tdx	ktdx
1.3	ø.i
1.3	ø.1
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
¥.	

mbol	Parameters	Conditions	Min.	Typ.	Max.
oss	Output Leakage Current	VOUT=VDD		×1,200 (1910)	10 µA
OL	Low Level Cutput Voltage	IOL=4.9 mA		,	0.4V
711	Voltage	10L=4.9 mA		CATALICA BURNING CONTACT METATON SHAPE	ł


Propagation Delay Equation: $tpx = tdx + ktdx * C_L$



CBØ7

August 1984

3u double - METAL HOMOS GATE ARRAYS






AMI Semiconductor

OBØ5

August 1984

Description: Open Drain Output Buffers

JU DOUBLE - METAL HCMOS GATE ARRAYS



Equivalent Gate Count: Contained In The Periphery, No Core Devices Used

Bolt Syntax: Q .OBØ5 A;

Switching Characteristics: VDD = 5V, T_J = 25°C Typical Process

Max. Del	ay (ns)		Cap	oacitive	Load
From	То	Parameter	50pf	100pf	150pf
A	Q ;	t-bTH .	6.5	11.7	17.Ø
Malestory of the first bottom of the second of the					wastered warming on the

Delay	Coefficients
tdx	ktdx
1.3	.10


IDSS O				
11000	utput Leakage Current	t (ili. Esta producento i la filo como a como a secono de la como de la com	-10,uA	
VOH H	igh Level Output Voltage	IOH=-lµA	4.95V	



OBØ5

August 1984

3u double - METAL HOMOS GATE ARRAYS





PPØ1

August 1984

3u DOUBLE - METAL HCMOS GATE ARRAYS



. PP01

NOTE: ONE PPØ1 MUST BE USED PER GROUND (VSS) PIN.



PPØ2

August 1984

3u double - METAL HOMOS GATE ARRAYS



. PP02

NOTE: ONE PPØ2 MUST BE USED PER POWER (VDD) PIN.

