ADDING COLORS TO APPLE-II HI-RES (nullifies warrantee)

1. Remove the APPLE-II PC board from its enclosure

- (a) Remove the ten (10) screws securing the plastic top piece to the metal bottom plate. Six (6) of these are flat-head screws around the perimeter of the bottom plate and four (4) are round-head screws located at the front lip of the computer. All are removed with a phillips head screwdriver. Do not remove the screws securing the power supply or nylon posts.
- (b) Lift the plastic top piece from the bottom plate while taking care not to damage the ribbon cable connecting the keyboard to the PC board. This cable will have to be disconnected from one or the other.
- (c) Disconnect the power supply from the PC board.
- (d) Remove the #8 nut and lockwasher securing the center of the PC board. These will not be found on the earlier APPLE-II computers.
- (e) Carefully disengauge each of 6 nylon posts from the PC board.

 (7 on earlier versions).
- (f) Lift the PC board from the bottom plate.

2. Above the board wiring method

(a) Lift the following IC pins from their sockets.

A8-1 A8-6 A8-13 A9-1 A9-2 A9-9

- (b) Mount a 74LS74 (dual C-D flip-flop) and a 74LS02 (quad NOR gate) in the APPLE-II breadboard area (A11 to A14 region).
- (c) Wire the following circuit (* indicates that wiring is to a pin which is out of its socket).

or the content of a circle


with the Elliwing pins from their sockets.

AB-1 AB-6 AB-13 AB-1 AB-1 AB-2 AB-2

s. Mount a 242274 (small C-D Flip Flip) and a 244542

(good his gate) in the bread hourd area (A11-A14)


3. were the following circuit (* indicates that wire goes to a six ... his said of its socket)



(65-7) -- (A5-12)

APPLE-II 2716 EROM ADAPTATION ('DO' and 'D8' sockets)

1. Remove the 'EO' ROM from its socket. On the top side of the board, under the 'EO' socket, cut the ROM pin 18 jumper trace. Then reinsert the ROM. This cut will isolate pins 18 of ROMS 'DO' and 'D8' from pins 18 of the other ROMS. Reinsert the 'EO' ROM when done.



- On the <u>underside</u> of the APPLE-II board, cut the traces connecting pin 20 to 21 of ROMs 'DO' and 'D8' only.
- 3. On the <u>underside</u>, cut the trace going to pin 18 of ROM 'D8'
 near the chip. Scrape solder resist off of approximately ‡ inch
 of the remaining trace not still connected to pin 18. You may
 wish to tin it with solder since it will later be soldered to.
- 4. (Underside) Connect pin 18 of ROM 'D8' to pin 12 of ROM 'E0' (ground)
- 5. (underside) Connect pin 18 of ROM 'EO' to the trace which previously went to pin 18 of ROM 'D8' (and which should be pretinned if step 3 was followed).

- 6. (underside) Connect pin 21 of ROM 'D8' to pin 21 of ROM 'D0'. Then connect both of these to pin 24 of either ROM (V_{CC}).
- 7. Note that the INH control function (pin 32 on the APPLE-II I/O BUS connectors) will not disable the 2716 EROMs in the 'DO' and 'D8' ROM slots since pin 21 is a power supply pin and not a chip select input on the EROMs.

Had Francis Hayne remalions in VSYNd on standard (60 He) APPLETIT start 21 (011-14) (p12-11) (BII-8) Medified C13 = 570 C

1 110 0

```
ENTRY TO LETSEY A CASIC TAPEMEN
                                    (SCALL 893)
   *370.3FALLL
                                  $08 livere x - REG
   0370-
             85 D8
                           STX
   0377-
                           SEC
             38
   9333-
             H2 FF
                           LDX
                                  HAFF
   6392-
                                  $40, X calc length
             85 4D
                           LDA
                                          in (CE, CF)
   6.34-
                                  $CE, X
             F5 CB
                           SEC
                                  SCF, X
   8335-
             95 CF
                           STA
   6333-
             E8
                           INX
                                  20082 set Adr's for
   6089-
8388-
                                 SFITE ACE. CF read
             F0 F7
                           E:EQ
             20 1E F1
                           JER
                                 $8390 - feel/verify
             28 90 83
                           JER
                                         set Adr's for
   0391-
             R2 81
                           LDX
                                  5981
                                 SF126 - fergian feed
   8393-
                           JER
             28 2C F1
                                 $8390 - Read/ Verity
   8395-
             28 90 83
                           JER
                                 $08 rieters x-REG
   0399-
             R6 D8
                           LDX
   8398-
                           RTS
             68
 A 00090-
             28 FA FC
                           JSR
                                 #FCFA
                                          Synchrenite
 2 039F-
3 0381-
             89 16
                           LD9
                                  #$16
             28 C9 FC
                                 $FCC9
                           JSR.
                                           header
 ₩ 0394-
₹ 0395-
             85 2E
                           STA
                                 $ZE
             28 FR FC
                           JSR
                                  $FCFR
 n 6389-
6388-
             88 24
                           LDY
                                  ##24
             20 FD FC
                           JSR
                                 SECED
 2 639E-
             E8 F9
                           BOS
                                 $83R9
   8338-
             20 FD FC
                           JSR
                                 #FCFD
                           LDY
 N ESES-
             A8 3B
                                 ##3B
                                 SFCEC - Real a byte
0305-
             20 EC FC
                           JSR
                                 $8308 (Always)
 5 0309-
             FØ GE
                           BEQ
 × 8359-
             45 2E
                           ECR
                                 SE (clecksum)
                         1 STA
 # 0380-
             85 2E
                                 $2E
                                 SFEER- Incr Al corpe
             28 BR FC
 4 838E-
                           JSR
5 0303-
                                TEST SEE LEST THE ALLAS
             RB 34
                          LDY
             98 FC
                           BCC
9 6303-
9 6309-
             40 26 FF
                           JIP
                                  AFF26-sound BELL
                         1 HOP)
                                         when scare
             ER
                                       ther CHASUM VERLY
                          100
                               cota delay to equalize thing (transchipting) ($30, X) / forte of her
             ER
630R-
                          NOP
             EA
 4 8303-
             01 30
                           OP
                                 $1008A (Byte matches)
 € 0300-
                          EEQ
            FC EB
   030F-
             48
                                 FF20 (output 'ERR')
 ≥ 9308-
             20 20 FF
                           JSR
                                 $1092 (off++ (An-")
   8303-
             20 92 FD
                          JER
                                 SFEDR Jode & Control
F 8306-
             B1 30
                           LDA
9 0308-
                           JER
             28 DA FD
                          LDA
                                 $SR8
             R9 F3
P.
   6330-
             20 ED FD
                           JSR
                                 $FDED
                                         114"
                                 #5P8
                           LDA
 # 83E8-
            A9 A3
                                         11 (
 C 8352-
            28 ED FD
                           JER
                                 $FDED
                                         ostput byte
                                 SFOOR ] output by
   00E5-
             68
                           PLA
   63E5-
             20 DF. FD
                           JER
   609-
609-
            89 89
                          LDR
                                 ##19
                                         11 ,"
                          JSR
                                 SFDED J
                                 SEDED | Car FTN
            89 80
                          LDA
   8058-
            40 EL FD
                          30
   035-
                                 Total - Not Used
            69 80
                                 $ DED & YE from
   03-5-
            40 ED FD
                                          moniter
                          23
                                 $6090
            40 90 60
```

,

AUTO REPEAT FOR APPLE -II MONITOR COMMANDS

It is occasionally desirable to automatically repeat a MONITOR command or command sequence on the APPLE II computer. For example, flaky (intermittently bad) RAM bits in the \$800 - \$FFF address range (\$ stands for hex) may be detected by verifying those locations with themselves using the MONITOR verify command:

*800<800.FFFV) (no blanks) () is car ret)

Because this problem is intermittent, multiple verifications may be necessary before the problem is detected. Typing the verify command over and over is a tedious chore which may not even catch the bug, particularly since the RAMS are not fully exercised while the user is typing.

The APPLE - II MONITOR command input buffer begins at location \$200 and is scanned from beginning to end after the user finishes the line by typing a carriage return. An index to the next executable character of the buffer resides in location \$34 while any function is being executed. By adding the command '34:0' to the end of a MONITOR command sequence the user causes scanning to resume at the beginning. Because the '34:0' command leaves the MONITOR in 'store' more, an 'N' command should begin the line. The following is an example of a command sequence which verifies locations \$800 - \$FFF with themselves, automatically repeating.

*N800<800.FFFV 34:0 %) (% is blank)
(Note that the trailing blank is necessary for this feature to work properly)

Multiple command sequences accepted by the Apple II MONITOR may also be automatically repeated. For example, the following command sequence clears all bits in the address range \$400 - \$5FF, verifies these locations with themselves, sets them all to ones, verifies them again, and repeats:

*N400:0 \$ N401<400.5FEM 400<400.5FFV 400:FF \$ N401<400.5FEM 400<400.5FFV 34:0 \$ \$ \$ is necessary blank is car return

Because this example uses screen memory locations, it is observable on the display. The repeating command may be halted by hitting RESET. Since the cursor is only generated for keyboard entry, it will disappear while the example repeats.

The following section covers use of the Apple II miniassembler only. It is not a course in assembly language programming. For a reference on programming the 6502 microprocessor, refer to the MOS Technology Programming manual. The following section assumes the user has a working knowledge of 6502 programming and mnemonics.

The Apple II mini-assembler is a programming aid aimed at reducing the amount of time required to convert a hand-written program to object code. The mini-assembler is basically a look-up table for opcodes. Wit it, you can type mnemonics with their absolute addresses, and the assembler will convert it to the correct object code and store it in memory.

Typing "F666G" will put the user in mini-assembler mode. While in this mode, any line typed in will be interpreted as an assembly language instruction, assembled, and stored in binary form unless the first character on the command line is a "\$".

If it is, the remainder of the line will be interpreted as a normal monitor command, executed, and control returned to assembler mode. To get out of the assembler mode, reset must be pushed.

If the first character on the line is blank, the assembled instruction will be stored starting at the address immediately following the previously assembled instruction.

If the first character is nonblank (and not "\$"), the line is assumed to contain an assembly language instruction preceded by the instruction address (a hex number followed by a ":"). In either case, the instruction will be retyped over the line just entered in disassembler format to provide a visual check of what has been assembled. The counter that

keeps track of where the next instruction will be stored is the pseudo PC (Program Counter) and it can be changed by many monitor commands (eg.'L','T',...). Therefore, it is advisable to use the explicit instruction address mode after every monitor command and, of course, when the Tiny assembler is first entered.

Errors (unrecognized mnemonic, illegal format, etc.) are signalled by a "beep" and a carrot ("^") will be printed beneath the last character read from the input line by the miniassembler.

The mnemonics and formats accepted by the mini assembler are the same as those listed by the 6502 Programmers Manual, with the following exceptions and differences:

- All imbedded blanks are ignored, except inside addresses.
- 2. All addresses typed in are assumed to be in hex (rather than decimal or symbolic). A preceding "\$" (indicating hex rather than decimal or symbolic) is therefore optional, except that it should not precede the instruction address).
- Instructions that operate on the accumulator have a blank operand field instead of "A".
- 4. When entering a branch instruction, following the branch mnemonic should be the target of the branch. If the destination address is not known at the time the instruction is entered, simply enter an address that is in the neighborhood, and later re-enter the branch instruction with the correct target address.

 NOTE: If a branch target is specified that is out of range, the mini-assembler will flag the address as being in error.

- 5. The operand field of an instruction can only be followed by a comment field, which starts with a semicolon (";"). Obviously, the Tiny assembler ignores the field and in fact will type over it when the line is typed over in disassembler format. This "feature" is included only to be compatible with future upgrades including input sources other than the keyboard.
- 6. Any page zero references will generate page zero instruction formats if such a mode exists. There is no way to force a page zero address to be two bytes, even if the address has leading zeroes.

In general, to specify an addressing type, simply enter it as it would be listed in the disassembly. For information on the disassembler, see the monitor section.

DISASSEMBLER ARTICLE

(pertains to APPLE-II MONITOR ROM)

- instructions in mnemonic form. The subsculines are tailored to discussembles and debugging aids but tables with more general usage (assemblers) are included. The subsculines occupy one page (256 bytes) and tables most of another.

 Seven page zero locations are used.
- 2. Features. Four output fields are generated for each disassembled instruction: (1) Address of instruction, in hexadecimal (hex): (2) Hex code listing of instruction, the hytes: (3) 3 character mnemonic, or "???" for invalia eps (which assume a lingth of 1 byte); and (4) Address field, in one of the following formats.

Format	Address Mede
(emply)	Invand, Implied, Accumulator
1.2	Page zero.
\$1234	Absolute, Branch (target printed)
#\$12	Immediate
\$12, X	Lero page, indexed by A
1.12, 1	Ziero page, indexed by Y.
t; 234, X	Absolute, indexed by x.
\$1234, Y	Assolute, indexed by Y.
(11234)	Indirect.
(\$12,X)	Indexed Indirect.
(\$12), 7	Indirect Indexed.

Note that unlike MOS TECHNOLOGY assemblers, which use "A" for accumulator addressing, the APPLE disassembler calputs an empty field to avoid confusion and facilitate byle counting.

- 3. Usage. The following subroutine entries are useful.
 - (a) DSMBL: Disassembles and displays 20 sequential instructions beginning at the address specified by the page zero variables PCL and PCH.

 For example, if called with 1DZ in PCL and 138 in PCH, 20 instructions beginning at address \$38DZ will be disassembled. PCL and PCH are updated to contain the address of the last disassembled instruction. Must be called with 6502 in hexadecimal mode ('D' status bit clear). All processor registers are aftered (except 5 = stack pointer).

 Uses INSTDSP and PCADJ.
 - b) INSTDSP: Disassembles and displays a single instruction whose address is specified by PCL and PCH. Must be called in hexadecimal mode. All processor registers (except S) are altered. Uses PCADJ3. PRPC, PRBLNK, PRBLZ, PRNTAX, PRBYTE, and CHAROUT.
 - (c) PRPC: Outputs a carriage return, 4 hex digits corresponding to PCH and PCL. a dash, and 3 blanks. Alters A, clears X. Uses PRATAX and CHARCUT.
 - a) PRNTX: Outputs the contents of X as two nex digits. Alters A. Uses CHARCUT.
 - (e) PRNIAX: Outputs two nex digits for the convents of A, then two nex digits for the convents of X. A is altered. Uses CHARCUT.
 - (f) PRNTYX: Same as PRNTAX except that Y and X are output. Liters A. Uses CHAROUT.
 - (9) PRBLAK: Outputs 3 blanks. Alters A, clears X. uses CHAROUT.
 - (h) PRBL2: Outputs the number of blanks specified by the contents of X (\$ Cor 256 blanks). Allers A, clears X. Uses CHAROUT.
 - (i) PRBL3: Outputs a character from the A register followed by X-1 plants. in other words, X specifies the total number of characters output. (x le. 252 blanks). Alters A, clears X. Uses CHARCUT.

- (j) PCADJ: (PCL, PCH) + 1 + (contents of page zero variable LENGTH) → Y & A

 (low order byte in Y). For example, if PCL = \$D2, PCH = \$38,
 and LENGTH = 1 (corresponding to a 2 byte instruction), PCADJ will
 leave Y = \$D4 and A = \$38. X is always loaded with PCH.
- (K) PCADJ2: Same as PCADJ except that A is used in place of LENGTH.
- (1) PCADJ3: Same as PCADJ2 except that the increment (+1) is specified by the carry (set = +1, clear = +0).

4. Running as a program. The following program will run a disassembly.

9FØ 2Ø Ø 8 JSR DSMBL 9F3 4C IF FF JMP MONITOR

Supplied on APPLE-1 consette tapes.

First, put the starting address of code you want disassembled in PCL (low order byte) and PCH (high order byte). Then type 9FØR@ (on APPLE-1 system). 20 instructions will be disassembled. Hitting R@ again will give the next 24, etc.

Cassette tapes supplied for the ACI-1 (APPLE Cassette Interface) are intended to be loaded from 1500 to 19FF.

5. Non-APPLE systems.

Source and object code supplied occupies pages & and 9.

All code is on page 8, tables on page 9. These tables may be relocated at will: MODE, MODEZ, CHARI, CHARZ, MNEML, and MNEMR. The code may also be relocated. Be careful if you use pages Ø or 1. Page 1 is the subroutine return stack and page Ø must contain 7 variables (to use DSMBL). These may be relocated on page Ø but tCL must always immediately precede PCH for (rpage), Y addressing.

locations | \$41 | LENGTH | Used to INSTDIT, DIGHT.

100 | 142 | LMNEM |

143 | KMNEM |

1443 | KMNEM |

1443 | PCL | Used to PCNDI, INSTDIT, DIGHT.

145 | PCH | Used to DIGHT only.

5. Modifications.

- (a) To change # to '=' for immediate mode change location \$955 (on code enclosed) from a \$A3 to a \$BD
- (b) To skip the 't' (meaning hex) preceding disassembled values make the following changes.

- (e) To have address field of accumulator addressed instructions pint as 'A'.
 - (1) Must skip & preceding disassembled values by making modification (b) above.
 - (2) Change the following locations.

(d) To add RON and addressing modes change the following locations.

				40 10 10			
sed	A9	13		DSMBL	SYDEDA	#\$13	Count for 20 instruction disassembly.
842	5.5	46			STA	COUNT	
894	20	12	8	DSMBL2	JSR	INSTDSP	Disassemble + display one instruction.
897	20	EF	8		. JSR	PCADJ	and majoration.
SOA	. 85	44			STA	PCL .	Update PCL, H to next instruction.
80C	84	45			STY	PCH	in the mean man well on the
8GE	C6	46			DEC	COUNT	Done first 19 instructions?
819	DØ	F2			SIP BNE	DSMBL2 .	Yes, loop. Else disassemble 20th.
812.	2,0	D3	8	INSTOSE	JSR	PRPC	Print PCL, PCH.
815	A!	44			LDA	(PCL,X)	Get op code.
817	18				TAY		
818	4A	- 1			LSR		Even / odd test.
819	90	B			· Bcc	IEVEN !	
FIB.	4.A				LSR		b, test.
SIC	BØ	1,7	-		BCS	ERR	xxxxxx11 instruction invalid.
81E	C9	22			CMP	#\$22	
8200	FØ	.13			820BEQ	ERR	10001001 instruction invalid.
822	29	7	1		AND	#\$7	Mask 3 bits for address mode and
824	9	80			ORA	#\$8Ø	add indexing offset.
P26	4A			IEVEN	LSR		LSB into carry for left/right test below.
27	AA		0		TAX		
28	BD	Ø	9		LDA	MODE, X	Index into address mode table.
72B	BØ	4			BCS	RTMODE	If carry set use LSD for print
,5D	4A				LSR		format index.
12E	4A		-10		LSR		
VZF	41				LSR		If carry clear use MSD.
830	41	_			SHLSR		
831	29	F		RTMODE	AND	#\$ F	Mask for 4-bit index.
833	DØ	4			BNE	GETFMT	\$0 for invalid opcodes.
835	NØ			ERR	LDY	#\$8Ø	Substitute \$80 for all invalid opcodes.
137	A9	Ø			LDA	#5 Ø	Set print format index to Ø.
1,30	AA	i	-	GETEMT			
331	BD	44	9		LDA	MODE2, X	Index into print format table.
83D	85	40			STA	FORMAT	Save for address field formatting.
2 "	21				AND_	#\$3	Mask for 2-bit Length 10=1 lexte, 1=2 bete,
							2= 3 by7e)
			-	4			

TI

841 STA LENGTH 41 85 841 Op code. TYA 98 843 Mask it for IXXXIDID test. AND 8F #\$8F 844 29 Save it: TAX AA 846 op code to A again. TYA 847 .98 #\$3 3 LDY 848 AØ #\$8A CPX 84A EØ 8A. BEQ MNNDX3 84C FØ. B LSR MNNDXI 84E 4A Form index into mnemonic table. BCC MNNDX3 84F 90 8 PSILSA . 4A 851 1. IXXXIDIO - DOIDIXXX LSR MNNDX2 4A 852 2. XXXYYYDI - ØØIIIXXX ORA #\$20 9 20 853 3. XXXYYYIØ- ØØ IIØXXX DEY 88 855 4. XXXYYIØØ- ØØIØØXXX MNNDX2 BNE 856 DØ FA 5. XXXXXØØØ-ØØØXXXXX INY C8 858 DEY 38 EXCINM 859 MNNDXI BNE 85A DØ FZ Save mnemonic table index. PHA 85C 48 (PCL), Y LDA PROP 85D 81 44 PRBYTE JSR 85F 20 DC FF PEZLDX #\$1 862 A2. 1 PRBL2 JSR. PROPBL 864 20 E6 Print instruction (1 to 3 bytes) CPY LENGTH 867 C4 41 in a 12-character field. INY 569 C8 BCC PROP FI 56A-90 Character count for mnemonic print. LDX #\$3 86C A2 3 CPY #\$4 SGE CO PROPBL ryg BCC F2 870 90 Recover mnemonic index. PLA 872 68 TAY A8 873 LDA MNEML, Y 89 574 5E Fetch 3 character (packed in 2 sytes) STA LMNEM 85 077 42 mnemonic. MNEMR,Y LDA 879 B9 9E STA RMNEM 87C 85 43

							***	Allenan I market and a second
87E	A9	Ø		PRMNI	LDA	#\$ Ø		
880	AØ	5	4	24	FEU LDY	#\$5		
882	6	43		PRMN2.	ASL	RMNEM		the second secon
884	26	42	,	:	ROL	LMNEM	5.	Shift 5 bits of character into A.
886	2A		*		ROL			(clears carry)
887	88				DEY			
888	DØ	F8		, ,	BNE	PRMN2	•	
88A	69	BF		1 10 1	ADC-	MSBF .		Add "?" offset.
88C	20	EF	FF		JSR	CHAROUT		Output a character of mnemonic.
88F	CA				DEX			
890	Dø	EC			899 BNE	PRMNI	1	
892	20	E4	8		JSR	PRBLNK	-	Output 3 Llanks.
895	.AZ	6			LDX	#\$6	•	Count for 6 print format bits.
897	EØ	3		PRADRI	CPX	#\$3		
899	DØ	12			BNE	PRADR3	1	If X = 3 then print address val.
89B	A4.	41			LDY	LENGTH		
890	FØ	E.			BEQ	PRADRS		No print if LENGTH = Ø (1 byte instr.)
89F	A5	40		PRADR2	LDA	FORMAT		
SAI	09	ES			· SAICMP	#1E8		Handle relative addressing mode
8A3	BI	44			LDA	(PCL),Y		special (print target, not displacement).
8A5	80	10			BCS	RELADR		
SAT	20	DC	FF		JSR	PRBYTE		output 1-or 2-byte address (more
SAA	.88				DEY			significant byte first).
8AB	DØ	F2			BNE	PRADR2		
EAD	6	40		PRADR3	ASL	FORMAT		Test next print format bit.
8AF	9,2	E			ВСС	PRADR4		If Ø, don't print corresponding chars.
881	BD	51	9		BBILDA	CHARI-I,X		
1B4	20	EF	FF		JSR	CHAROUT		Output 1 or 2 chars (if char from
887	BD	57	9		.LDA	CHAR2-I, X		CHARZ is zero, don't output it).
SEA.	FØ	3			BEQ	PRADR4		
EBC	20		FF		JSR	CHAROUT		
SBF	CA			PRADR4	DEX			
800	Dø	0.5			SCOBNE	PRADRI		
8C2	60				RTS			Return when done 6 format bits.

```
803
                                                         PCL, PCH + Displacement + .t. to A, Y.
                          RELADR 863 JSR
                                           PCADJ3
       20
            F2 8
866
       AA
                                     TAX
807 .
       E8
                                     INX
808
       DØ
                                     BNE
                                           PRNTYX
                                                              to X, Y.
8CA
       C8
                                     INY
SCB
       98
                          PRNTYX
                                     TYA
                                                         Output target address of branch
                                           PRBYTE
8CC
        20
                          PRNTAX
                                   JSR
            DC
                 FF
                                                           and return.
8CF
       8A
                          PRNTX
                                     TXA .
800
       4C
                                   800 JMP
                                           PRBYTE.
            DC
                FF
8D3
            8D
                          PRPC
                                      LDA
                                           #$ 8 D
        A9
805
                                                         Output carriage return.
       20
            EF
                                     JSR
                                           CHAROUT
                 FF
8D8
       A5
            45
                                     LDA
                                           PCH
      . A6
                                           PCL
8DA
            44
                                     LDX
                                                         output PCH & PCL.
            CC
SDC
       20
                                     JSR
                                           PRNTAX
SDF
       A9
            AD
                                     LDA
                                           #$ A D
                                   SEI JSR
                                                         Output
       20
            EF FF
                                           CHAROUT
SEI
                                                        Blank count.
8E4
            3
                                     LDX
                                           #$3
       AZ
                          PRBLNK
                                           # $ A Ø
       . A 9
            AØ
                                     LDA
8E6
                          PRBL2
                                                         Output a blank.
                                     JSR
                                           CHAROUT
8E8
       20
           EF FF
                          PRBL3
'SEB
                                      DEX
       CA
                                                         Loop until count = d.
                                     BNE
                                           PRBL2
8EC
      .DØ
            F8
8EE
                                     RTS
        60
                                                         Ø=1 byte, 1=2 byte, 2=3 byte.
8EF
                                      LDA
                                           LENGTH
      . A5
                          PCADJ
8F1
       38
                                  8FI SEC
                          PCADJ2
SF2
        A4
                                     LDY
                                           PCH
            45
                          PCADJ3
                                                         Test displ. sign. (for rel. branch). .
854
       AA
                                     TAX
8F5
                                      BPL
                                           PCADJ4
       10
8F7
       88
                                      DEY
                                                         Extend neg. by decrementing PCH.
8F8
                                           PCL
       65
                          PCADJ4
                                     ADC
            44
                                                         PCL + LENGTH (or displ.) +1 to A.
8FA
                                      BCC
                                           RTSI
       90
SIC
                                      INY
                                                           Carry into Y (PCH).
       C8
STD
                                      RTS
       60
                          RTSI
```

.

												TO THE PERSON NAMED IN COLUMN 1
	900	49	22	45	03	MODE	DFB	\$4Ø,	\$02,-\$45,	\$ Ø 3		
	904	DØ	98	40	99	The state of	DFB	.\$ DØ,	\$ØB, \$40,	\$ 09		***
	998	30	22	45	33		DFB	-\$3Ø,	\$22, \$45,	\$33.	1	
	190	DØ	48	40	69		DFB	\$DØ,		\$09	9	
	910	40	92	45	33		DFB	\$40,	\$\$2, \$45,	\$33		
	914	Dø	98	40	09		DFB	\$DØ,	\$\$8, \$40,	\$ 09	1	2 10 10 10
	915	49	00	40	BØ		DFB	\$40,	\$ Ø Ø , \$ 4 Ø ,	\$ B Ø		
	91C.	DØ	64	40	00	.54	DFB -	: 'SDØ,	\$00, 340,	\$00	> xxxxxx	x 60 instr.
	924	60	22	44	33		DFB	· \$ØØ,	*22, *44,	*33	5	
	924	DØ	8C	44	ØØ.		DFB	fDØ,	\$8C, \$44,	\$ Ø Ø		
	928	. 11	22	44	33		DFB	\$11,	\$22, \$44,	*33		+
41.	47 Ci	.Dd	80	44	9A	91 4	DFB	*DØ,	\$8C, \$44,	\$9A		s = left half-1 = right half-1
	930	.10	22	44	33		DFB	\$10,	\$22, \$44,	*33		A nghi hait-
	934	Dø	08	40	99	1.	DFB	\$DØ,	\$Ø8, \$4Ø,	ŧØ9		
	.938	-14	22	44	33		DFB	\$10,	\$22, \$44,	\$33	1	
	93C	DØ	68	40	29		DFB	\$DØ.	\$ \$8, \$40,	\$ 09	1	
	444	62	13	78	A9		DFB	\$62,	\$13, \$78,	\$A9	YYXXX	Ø1 instr.
	0.444						550	***			1 1 1 1	
	944	00				MODE2	DFB	\$ Ø Ø	ERR			
	945	21					DFB	\$21	IMM			24 4 4
*	946	81					DFB	\$81	Z-PG			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	947	82					DFB	\$82	AB5			
	948	60					DFB	søø	IMPL			
	949						DFB	\$ Ø Ø	ACC			1 1
	94A	59					DFB	\$59	(2-PG,)			
	94B	40	•				DFB	\$4D	(Z-PG),	т		
	94/6	91					DFB	\$91	Z-PG.X		4.30	1 .
	44D	92					DFB	\$92	ABS,X			
	94E	86					DFB	\$86	ABS, Y			
	94F	4A					DFB	\$4A	(ABS)			
	954	85					DFB	\$85	2-PG, Y			
	951	9 p					DFB	\$9D	REL			

```
DFB
952 AC AT AC A3 A8 A4 CHARL
                                               $ØØ ," "X"
     D9 Ø D8 A4 A4 Ø
                        CHAR2
                                   DFB
                                         $1C, $8A, $1C, $23, $5D, $8B, $1B, $A1
                                   DFB
                         MNEML .
95E
                                         $9D, $8A, $1D, $23, $9D, $8B, $1D, $A1
                                   DFB
466
                                         $00, $29, $19, $AE, $69, $A8, $19, $23
                   (a) XXXXXØØØ ..
                                   DFB
96E
                                         $24, $53, $18, $23, $24, $53, $19, $A1
 976
                                         $00, $1A, $5B, $5B, $A5, $69, $24, $24
                                   DFB
                   (b) XXXYYIEE
 97E
                                         $AE, $AE, $A8, $AD, $29, $00, $70, $00
                   (c). IXXXIDIO
                                   DFB
 986
                                         $15, $9C, $6D, $00, $A5, $69, $29, $53
                   (d) XXXYYYIØ:
                                   DFB
 98E
                                         $84, $13, $34, $11, $A5, $69, $23, $A$
                   (e) XXXYYYØI
                                   DFB
 996
                                              $62, $5A, $48, $26, $62, $94, $88 .
                                   DFB
                                         5D8.
                         MNEMR
 99E.
                                         $54, $44, $C8, $54, $68, $44, $E8, $94
                               (a) JDFB
 9A6
                                         $ØØ, $84, $Ø8, $84, $74, $84, $28, $6E
                                   DFB
· GAE
                                         $74, $F4, $CC, $4A, $72, $F2, $A4, $8A
                                   DFB
 986
                                         $00, $AA, $A2, $A2, $74, $74, $74, $72
                                (b) DFB
 9BE
                                          $44, $68, $82, $32, $82, $$$, $22, $$$
                                (c) DFB
 906
                                          $1A, $1A, $26, $00, $72, $72, $88, $C8
                                (d) DFB
 9CE
                                          $C4. $CA, $26, $48, $44, $44, $A2, $C8
                                (e) DFB
 906
```

CASSETTE ARTICLE

the standard and in consette recorder is rapidly recoming the most permitar mass storage peripheral in video-Lased hobby systems. Many vendors supply their program libraries in cassette form at modest cost. Herein is presented a hardware/software package developed for AIPLE-1 systems but easily modified to work on other esoz and 6800 systems. It is simple, versatile, fast, and inexpensive.

FILES

A file is generally a complete frogram with ossociated data. Although any number may be recommended recorded on a single tape, one is suggested to facilitate locating it. Obviously it should begin at the very beginning of the cassette.

1		7	-)
MAT	157	2.64	// AI 11
UT 1	RELORD	RECORD	Record

Each record within a file contains one contiguous block of data. Thus if a pregram begins at address Edda (hex) and its data is located at Leginning at address \$100 (hex) then a record file may be used. Either record may appear first on the tape.

RECORDS

Each record of a file is independent of all others. Each may be read from a 'cold start' of the recorder, and the recorder may estappy in-between any pair of records. A header precedes data on the record to insure the recorder reaches speed. A synce the recorder reaches speed. A synce the data and indicates its start. A crossess the data and indicates its start. A

(FRECORD) HEAPER TO DATA CERSEM

HEADER

The header consists of a .5 second to 20 second square were to allow the recorder to reach speed and the read circuits to lock on. The READ RECORD olgorithm is such that the header beginning may contain junk! First Percord Header: Approx 10 seconds

to bypass tage leader.

other Record Headers: ,5 to 20 seconds,

such as whether the

recorder will be stopped prior to the record.

Hester Bit (long 1") (If not, ,5 sec . K)


- 750 - - - 750 - - XIEC - X

SYNC

To accounce 'start of data' a half-cycle of 'short &' is The sync bit.

TO START OF PATA

billing the first syte recorded is typically from the lowest address. The last one is from the highest address. Each byte is recorded most-significant-bit first, least-significant-bit last. The average transfer rate is 188 tytes per second.



CHECKSUM


The checksom byte immediately follows the last data byte and is recorded in the same Ø-1

format. It is the inverse of the legical exclusive or of all data bytes of the record.


EXACUTE DATA BYTE I = 10011101

EXTENSION = 10100110

HARDWARE



- Notes: (1) An existing input port may be used in place of the 8797.
 - (2) Any decoded address strake (glitch fice)
 may be used in place of the 2439
 - (3) If an inverter is desired for address decoding, the 'unused half of The 7474 may be used.



Listings are included for subrectines which read and write records and bits. Because all timing is performed in software, interrupts should be disabled while using these reutines.

writing a bit is accomplished as follows:

- (1) user mitializes the Y-REG to a value indicating 'number of counts to tapeout toggle'. This value will vary according to the path length since the prior tapeout toggle. Carry is cleared to write a "" and set to write a "1"
 - (2) Subroutine WRBIT is called. It will time out (based on Y-REG count) and toggle the tapeout line, then return with the CAPRY and A-REG unchanged, the X-REG decremented, and the Y-REG cleared. Zero and Neg flags will & reflect the lesult of accrementing the X-REG.

 This is useful as a bit count.

Reading a bit is accomplished as follows:

- indicating 'number of counts since last tagein toggle' where 'toggle' means edge sensed. This value will vary according to the path taken since prior tapein toggle.
- (2) RDBIT subroutine is called. It will loop while waiting for a toggle of the tapin signal, while decrementing the Y-REG once every 12 usec. After sensing the toggle, a comparison on the Y-REG sets the carry:

means toggle came 'early'

I means toggle came 'late!.

RDZBIT is an entry which calls RDBIT

twice. In this usage, the Y-REG is

decremented once every 12 usec for

a full cycle (two toggles).

The final carry state indicates whether a & whort cycle) or I (long eyle) was read. The A-REG is used, which is used, the ancharged.

1. The manified, X-REG uncharged.

1. The inge & location for LASTIN' must be provided

Ferning a byte:

- Ctaking extra path lengths in mind).
- (2) call RDBYTE. A byte is read and left in the A-REG. X is deared.

Writing a Record:

- (1) user initializes the page & pointers

 (AIL, AIH) and (AZL, AZH) to the
 starting and ending addresses of a
 block of data to be written. These
 addresses must be in standard binary
 form.
- (2) Call WRITE
 - (a) 10 second header is written.
 - (1) sync bit written.
 - (c) Data block written. (AIL, AIH)

 pointer is incremented until it

 is greater than (AZL, AZH).

 All registers are used.
 - (d) checksom is written.
 - (e) sound BELL

Reading a Record :

- (1) Initialize (AIL, AIH) and (AZL, AZH) to the starting and ending addresses for the block of data to be read.
- (2) Call READ
 - (a) Looks for toggle on tape in line.
 - (b) waits 3 seconds for tage to reach speed.
 - (c) Look for tapein toggle.
 - (d) scan header half-lit by half-bit waiting for sync bit.
 - (e) Read data block, advancing pointer

 (AIL, AIH) until greater Than

 (AZL, AZH)
 - (f) Read po checksum byte. If mismatch then frint "ERR"
 - (9) Sound BELL.

Note that all registers and page & locations LASTIN and CHKSUM are used

(8f-FF. hex). If so, your hardware is working.

writing a Tape

- (1) Inititialize a block of memory to be written.
- by hand. You may wish to store there programs permanently on PROM or EROM.
- (3) Initialize locations 30 and 30 to the 16-bit starting address for the data block to be written. The low-order half of the address must be in AIL, the high-order half in AIH.
- (4) Initialize AZL and AZH (35 and 3F)
 to The 16-6.+ ending address for the
 data block.
- (5) Store the following program in memory

 TWRITE JSR WRITE 28

 JMP MON 40 IF FF
- The run command, start the recorder.

 It must be in The RECORD mode with

 The run command, start the recorder.

 It must be in The RECORD mode with

 The run command, start the recorder.

 The run command, start the recorder.

 The run command, start the recorder in the interface

 one start the run of the record prior to mithing in the course will return. Allow 10

 records for the course will return. Allow 10

code should now contain a negative value (EF-FF hex). If so, your hardware is working.

single- Fecond writing atTape

- Inititialize a block of memory to be witten.
- Enter the cossette toxITE routines by hand. You may wish to store there programs permanently on PROM or EROM.
- (3) Initialize locations 30 and 30 to the 16-bit starting address for the data block to be written. The low-order half of the address must be in ALL. The high-order half in AIH.
- (4) Initialize AZL and AZH (3E and 3F) to The 16-bit ending address for the
- data block. (5) Store the following program in memory

THRITE JSR WRITE 29 JMP HON 40 IF FF

(6) Pun TurfTE. Immediately after typing the run command, start the recorder, IT must be in The RECORD mode with The rice solle connected to the interface. wie do e, the consor will return. Allow 10

seconds for the broder and 5 to 10 seconds for

- (1) Enter the cassette routines into memory (if not already there).
- (2) Initialize Alls AlH, Azl and AZH as for with tapes.
- (3) Store the fillowing program in memory.

 TREAD JSR READ ZQ

 JMP MON 40 IF FF
- (4) Run TREAD. Immediately after typing the run command, start the recorder in glay mode. The tape should be reward prior to reading. The volume setting should be nominal and the EAR jack connected to the interface.
- (5) when done each record, the cursor will ket up. The word ERR will appear if the checksum the doesn't match the data read. If you read fener than the total number of data bytes on the record, This will occur. If you try to read more bytes than are on the record, the grogram may hang recetting a system RESET.

Variable Allocation

Page & workspace should be assigned for the following variables:

AIL AIH AZL AZH LASTIN CHKSUM

the only restriction is that All must immediately precede AlH and AZL must immediately precede 112 otherwise you may assign these variables differently than the provided listing.

User supplied subroutines

The ERR printent and BELL prompts, the user must provide a character out supportines.


COUT. The assembly listing provided uses the APPLE-1 cutry point FFEF for this subroutines, you may substitute your own. The As X- and Y-RE must not be disturbed by this subroutine. The byte to be gutput is possed in the A-REG.

must suffly a program which sets up the istart' and end' gointers (AIL, AIH) and (AZL, AZH), calls the ADD or WRITE subrentine, then repeats the address gointern and enbruntine call for all further records. Every the tage is not stopped, it is permissable to spend a small amount of the calculating between records, since the first gait of the header is ignored.

RELIABILITY

I have tested the interface at APPLE over millions of bits without failure. I have used the cheapest topes I could find and the cheapest recorders. The test patterns were representative of random data. What were some of the considerations?


First, lets look at 2 typical input loutput



It can be seen that zero crossings of the cutjut are quite Management with very approximate due to high-frequency cutoff. Slight differentiation of this signal, coupled with hysterisis (shouth-trigger action) were included in the interface zero-crossing detector. Due to the nature of the recording format (one full cycle per data bit) There can be no aways DC offset of the signal being read. The effect of a DC offset is to vary the zero-crossing literation! joint

istration in in

To construct certain types of distortion (including a DC effect) present in some recorders, a data bit is sampled over a full cycle, never over a half-cycle. (From A to B on distorted wavefrom above My favorite' recorder outputs a square wave as a rectangle wave (below) yet marked reliably with this interface.



Reading a string of zeroes or a string of ones presents no unajor problem. A major problem does crop up when the data contains mixes which show is incheap recorders but not good ones. This has to do with the supply read and write amplifiers within the recorder. Virtually all recorders have a satisfactory bandpass.

relloff at

gain of the recorder is satisfactory in this range but not the relative ghase shift between the two tones used. The modern the read (and unite) amplifiers in the recorder delay the two fundamental tones by

USING APPLE-II COLOR GRAPHICS

The APPLE-II color graphics hardware will display a 40H by 48V grid, each position of which may be any one of 16 colors. The actual screen data is stored in 1K bytes of system memory, normally locations \$400 to \$7FF. (A dual page mode allows the user to alternatively display locations \$800 to \$BFF). Color displays are generated by executing programs which modify the 'screen memory'. For example, storing zeroes throughout locations \$400 to \$7FF will yield an all-black display while storing \$33 bytes throughout will yield an all-violet display. A number of subroutines are provided in ROM to facilitate useful operations.

The x-coordinates range from 0 (leftmost) to 39 (rightmost) and the y-coordinates from 0 (topmost) to 47 (bottommost). If the user is in the mixed graphics/text mode with 4 lines of text at the bottom of the screen, then the greatest allowable y-coordinate is 39.

The screen memory is arranged such that each displayed horizontal line occupies 40 consecutive locations. Additionally, even/odd line pairs share the same byte groups. For example, both lines 0 and 1 will have their leftmost point stored in the same byte, at location \$400; and their rightmost point stored in the byte at location \$427. The least significant 4 bits correspond to the even line and the most significant 4 bits to the odd line. The relationship between y-coordinates and memory addresses is illustrated on the following page.

COLOR GRAPHICS SCREEN MEMORY MAP

Y-coordinate
0 0 a b c d e f

BASE (leftmost) address

0 0 0 0 0 1 c d

eabab0000

Data byte

X X X X Y Y Y Y

odd even
line line
data data

LINE	BASE address(hex)	Secondary BASE address
\$0,1	\$400	\$800
\$2,3	\$480	\$880
\$4,5	\$500	\$900
\$6,7	\$580	\$980
\$8,9	\$600	\$A00
\$A,B	\$680	\$A80
\$C,D	\$700	\$B00
\$E, F	\$780	\$B80
\$10,11	\$428	\$828
\$12,13	\$4A8	\$8A8
\$14,15	\$528	\$928
\$16,17	\$5A8	\$9A8
\$18,19	\$628	\$A28
\$1A,1B	\$6A8	\$AA8
\$1C,1D	\$728	\$B28
\$1E,1F	\$7A8	\$BA8
\$20,21	\$450	\$850
\$22,23	\$4D0	\$8D0
\$24,25	\$550	\$950
\$26,27	\$5D0	\$9D0
\$28,29	\$650	\$A50
\$2A,2B	\$6D0	\$ADO
\$2C,2D	\$750	\$B50
\$2E,2F	\$7D0	\$BD0

The APPLE-II color graphics subroutines provided in ROM use a few page zero locations for variables and workspace. You should avoid using these locations for your own program variables. It is a good rule not to use page zero locations \$20 to \$4F for any programs since they are used by the monitor and you may wish to use the monitor (for example, to debug a program) without clobberring your own variables. If you write a program in assembly language that you wish to call from BASIC with a CALL command, then avoid using page zero locations \$20 to \$FF for your variables.

Color Graphics Page Zero Variable Allocation

GBASL \$26

GBASH \$27

H2 \$2C

V2 \$2D

MASK \$2E

COLOR \$30

GBASL and GBASH are used by the color graphics subroutines as a pointer to the first (leftmost) byte of the current plot line. The (GBASL), Y addressing mode of the 6502 is used to access any byte of that line. COLOR is a mask byte specifying the color for even lines in the 4 least significant bits (0 to 15) and for odd lines in the 4 most significant bits. These will generally be the same, and always so if the user sets the COLOR byte via the SETCOLOR subroutine provided. Of the above variables only H2, V2, and MASK can be clobbered by the monitor.

Writing a color graphics program in 6502 assembly language generally involves the following procedures. You should be familiar with subroutine usage on the 6502.

- Set the video mode and scrolling window (refer to the section on APPLE-II text features)
- Clear the screen with a call to the CLRSCR (48-line clear) or CLRTOP (40-line clear) subroutines. If you are using the mixed text/graphics feature then call CLRTOP.
- 3. Set the color using the SETCOLOR subroutine.
- 4. Call the PLOT, HLINE, and VLINE subroutines to plot points and draw lines. The color setting is not affected by these subroutines.
- 5. Advanced programmers may wish to study the provided subroutines and addressing schemes. When you supply x- and y-coordinate data to these subroutines they generate BASE address, horizontal index, and even/odd mask information. You can write more efficient programs if you supply this information directly.

SETCOL subroutine (address \$F864)

Purpose: To specify one of 16 colors for standard resolution

plotting.

Entry: The least significant 4 A-Reg bits contain a color code

(0 to \$F). The 4 most significant bits are ignored.

Exit: The variable COLOR (location \$30) and the A-Reg will both

contain the selected color in both half bytes, for

example color 3 will result in \$33. The carry is cleared.

Example: (select color 6)

LDA #\$6

JSR SETCOL (\$F864)

note: When sitting the color to a constant the following sequence

is preferable.

LDA #\$66

STA COLOR (\$30)

PLOT subroutine (address \$F800)

Purpose: To plot a square in standard resolution mode using the most recently specified color (see SETCOL). Plotting always occurs in the primary standard resolution page (memory locations \$400 to \$7FF).

Entry: The x-coordinate (0 to 39) is in the Y-Reg and the y-coordinate (0 to 47) is in the A-Reg.

Exit: The A-Reg is clobbered but the Y-Reg is not. The carry is cleared. A halfbyte mask (\$F or \$FO) is generated and saved in the variable location MASK (location \$2E).

Calls: GBASCALC

Example: (Plot a square at coordinate (\$A,\$2C))

LDA #\$2C Y-coordinate

LDY #\$A X-coordinate

JSR PLOT (F800)

PLOT1 subroutine (address \$F80E)

Purpose: To plot squares in standard resolution mode with no Y-coordinate change from last call to PLOT. Faster

than PLOT. Uses most recently specified COLOR (see

SETCOL)

Entry: X-coordinate in Y-Reg (0 to 39)

Exit: A-Reg clobbered. Y-Reg and carry unchanged.

Example: (Plotting two squares - one at (3,7) and one at (9,7))

LDY #\$3 X-coordinate

LDA #\$7 Y-coordinate

JSR PLOT Plot (3,7)

LDY #\$9 New X-coordinate

JSR PLOT1 Call PLOT1 for fast plot.

HLINE subroutine (address \$F819)

Purpose: To draw horizontal lines in standard resolution mode. Most recently specified COLOR (see SETCOL) is used.

Entry: The Y-coordinate (0 to 47) is in the A-Reg. The leftmost X-coordinate (0 to 39) is in the Y-Reg and the rightmost X-coordinate (0 to 39) is in the variable H2 (location \$2C). The rightmost x-coordinate may never be smaller than the leftmost.

Calls: PLOT, PLOT1

Exit: The Y-Reg will contain the rightmost X-coordinate (same as H2 which is unchanged). The A-Reg is clobbered. The carry is set.

Example: Drawing a horizontal line from 3(left X-coord) to \$1A (right X-coord) at 9 (Y-coord)

LDY #\$3 Left

LDA #S1A Right

STA H2 Save it

LDA #\$9 Y-coordinate

JSR HLINE Plot line

SCRN subroutine (address \$F871)

Purpose: To sense the color (0 to \$F) at a specified screen

position.

Entry: The Y-coordinate is in the A-Reg and the X-coordinate

is in the Y-Reg.

Exit: The A-Reg contains contents of screen memory at specified position. This will be a value from 0 to 15). The Y-Reg is unchanged and the 'N' flag is cleared (for unconditional

branches upon return).

Calls: GBASCALC

Example: To sense the color at position (5,7)

LDY #\$5 X-coordinate

LDA #\$7 Y-coordinate

JSR SCRN Color to A-Reg.

GBASCALC subroutine (address \$F847)

Purpose: To calculate a base address within the primary standard resolution screen memory page corresponding to a specified Y-coordinate. Once this base address is formed in GBASL and GBASH (locations \$26 and \$27) the PLOT routines can access the memory location corresponding to any screen position by means of (GBASL), Y addressing.

Entry: (Y-coordinate)/2 (0 to \$17) is in the A-Reg. Note that even/odd Y-coordinate pairs share the same base address)

Exit: The A-Reg is clobbered and the carry is cleared. GBASL and GBASH contain the address of the byte corresponding to the leftmost screen position of the specified Y-coord.

Example: To access the byte whose Y-coordinate is \$1A and whose X-coordinate is 7.

LDA #\$1A Y-coordinate

LSR Divide by 2

JSR GBASCALC Form base address.

LDY #\$7 X-coordinate

LDA (GBASL), Y Access byte

Note: For an even/odd Y-coord pair, the even-coord data is contained in the least significant 4 bits of the accessed byte and the odd-coord data in the most significant 4.

FLOATING POINT PACKAGE

The mantissa-exponent, or 'floating point', numerical representation is widely used by computers to express values with a wide dynamic range. With floating point representation, the number 7.5 x 10²² requires no more memory to store than the number 75 does. We have allowed for binary floating point arithmetic on the APPLE-II computer by providing a useful subroutine package in ROM, which performs the common arithmetic functions. Maximum precision is retained by these routines and overflow conditions such as 'divide by zero' are trapped for the user. The 4-byte floating point number representation is compatible with future APPLE products such as floating point BASIC.

A small amount of memory in page zero is dedicated to the floating point workspace, including the two floating-point accumulators, FP1 and FP2. After placing operands in these accumulators, the user calls subroutines in the ROM which perform the desired arithmetic operations, leaving results in FP1. Should an overflow condition occur, a jump to location \$3F5 in RAM is executed, allowing a user routine to take appropriate action.

FLOATING POINT REPRESENTATION

		7		
	HI	LOW		
t	to the transfer	- 1		
Exponent	Signed Man	tissa		

1. Mantissa

The floating point mantissa is stored in two's complement representation with the sign at the most significant bit (MSB) position of the high-order mantissa byte. The mantissa provides 24 bits of precision, including sign, and can represent 24-bit integers precisely. Extneding precision is simply a matter of adding bytes at the low-order end of the mantissa.

Except for magnitudes less than 2⁻¹²⁸ (which lose precision) mantissas are normalized by the floating point routines to retain maximum precision. That is, the numbers are adjusted so that the upper two high-order mantissa bits are unequal.

High-order Mantissa Byte O1.XXXXXX Positive mantissa. 10.XXXXXX Negative mantissa.


Unnormalized mantissa, 11.XXXXXX exponent = -128.

2. Exponent.


The exponent is a binary scaling factor (power of two) which is applied to the mantissa. Ranging from -128 to +127, the exponent is stored in standard two's complement representation except for the sign bit which is complemented. This representation allows direct comparison of exponents since they are stored in increasing numberical sequence. The most negative exponent, corresponding to the smallest magnitude, -128, is stored as \$00 (\$ means hexidecimal) and the most positive, +127, is stored as \$FF (all ones).

Exponent Stored As +1 10000001 (\$81) +2 10000010 (\$82) +3 10000011 (\$83) -1 01111111 (\$7F) -2 01111110 (\$7E) -3 01111101 (\$7D)

The smallest magnitude which can be represented is $\pm 2^{-150}$.



The largest positive magnitude which can be represented is $\pm 2^{128}-1$.



FLOATING POINT REPRESENTATION EXAMPLES

Decimal Number	Hex Exponent	Hex Mantissa		<u>a</u>	
+ 3	81	60	00	00	$(1.1_2 \times 2^1)$
+ 4	82	40	00	00	$(1.0^2 \times 2^2)$
+ 5	82	50	00	00	(1.01 ₀ x 2 ²)
+ 7	82	70	00	00	$(1.11_0 \times 2^2)$
+12	83	60	00	00	(1.10 ₂ x 2°)
+15	83	78	00	00	$(1.111_2 \times 2^3)$
+17	84	44	00	00	(1.0001 ₂ x 2 ³)
+20	84	50	00	00	(1.01 ₂ x 2 ⁴)
+60	85	78	00	00	$(1.111_2 \times 2^5)$
- 3	81	AO	00	00	
- 4	81	80	00	00	
- 5	82	ВО	00	00	
- 7	82	90	00	00	
-12	83	AO	00	00	
-15	83	88	00	00	
-17	84	BC	00	00	
-20	84	во	00	00	
-60	85	88	00	00	

FLOATING POINT SUBROUTINE DESCRIPTIONS

FCOMPL subroutine (address \$F4A4)

Purpose: FCOMPL is used to negate floating point numbers.

Entry: A normalized or unnormalized value is in FP1 (floating point accumulator 1).

Uses: NORM, RTLOG.

Exit: The value in FP1 is negated and then normalized to retain precision. The 3-byte FP1 extension, E, may also be altered but FP2 and SIGN are not disturbed. The 6502 A-REG is altered and the X-REG is cleared. The Y-REG is not disturbed.

Caution: Attempting to negate -2^{128} will result in an overflow since $+2^{128}$ is not representable, and a jump to location \$3F5 will be executed, with the following contents in FP1.



Example: Prior to calling FCOMPL, FP1 contains +15.

After calling FCOMPL as a subroutine, FP1 contains -15.

FADD subroutine (address \$F46E)

Purpose: To add two numbers in floating point form.

Entry: The two addends are in FP1 and FP2 respectively. For maximum precision, both should be normalized.

Uses: SWPALGN, ADD, NORM, RTLOG.

Exit: The normalized sum is left in FP1. FP2 contains the addend of greatest magnitude. E is altered but SIGN is not.

The A-REG is altered and the X-REG is cleared. The Y-REG is not disturbed. The sum mantissa is truncated to 24 bits

Caution: Overflow may result if the sum is less than -2¹²⁸ or greater than +2¹²⁸-1. If so, a jump to location \$3F5 is executed leaving 0 in X1, and twice the proper sum in the mantissa M1. The sign bit is left in the carry, 0 for positive, 1 for negative.

(For carry=0, true sum = $+X.YYY... \times 2^{128}$.)

Example: Prior to calling FADD, FP1 contains +12 and FP2 contains -5.

After calling FADD, FP1 contains +7 (FP2 contains +12).

MD2 subroutine (continued)

calling subroutine (FDIV or FMUL) with a floating point zero in FP1. Because MD2 pops a return address off the stack, it may only be called by another subroutine.

FSUB subroutine (address \$F468)

Purpose: To subtract two floating point numbers.


Entry: The minuend is in FP1 and the subtrahend is in FP2. Both should be normalized to retain maximum precision prior to calling FSUB.

Uses: FCOMPL, ALGNSWP, FADD, ADD, NORM, RTLOG.

Exit: The normalized difference is in FP1 with the mantissa truncated to 24 bits. FP2 holds either the minuend or the negated subtrahend, whichever is of greater magnitude. E is altered but SIGN and SCR are not. The A-REG is altered and the X-REG is cleared. The Y-REG is not disturbed.

Cautions: An exit to location \$3F5 is taken if the result is less than -2^{128} or greater than $+2^{128}-1$, or if the subtrahend is -2^{128} .

Example: Prior to calling FSUB, FP1 contains +7 (minuend) and FP2 contains -5 (subtrahend).



After calling FSUB, FP1 contains +12 and FP2 contains +7.

FMUL subroutine (address \$F48C)

Purpose: To multiply floating point numbers.

Entry: The multiplicand and multiplier must reside in FP1 and FP2 respectively. Bothe should be normalized prior to calling FMUL to retain maximum precision.

Uses: MD1, MD2, RTLOG1, ADD, MDEND.

Exit: The signed normalized floating point product is left in FP1. M1 is truncated to contain the 24 most significant mantissa bits (including sign). The absolute value of the multiplier mantissa (M2) is left in FP2. E, SIGN and SCR are altered. The A- and X-REGs are altered and the Y-REG contains \$FF upon exit.

Cautions: An exit to location \$3F5 is taken if the product is less than -2^{128} or greater than $+2^{128}-1$.

Notes: FMUL will run faster if the absolute value of the multiplier mantissa contains fewer '1's than the absolute value of the multiplicand mantissa.

Example: Prior to calling FMUL, FP1 contains +12 and FP2 contains -5.

After calling FMUL, FP1 contains -60 and FP2 contains +5.

FDIV subroutine (address \$F4B2)

Purpose: To perform division of floating point numbers.

Entry: The normalized dividend is in FP2 and the normalized divisor is in FP1.


Exit: The signed normalized floating point quotient is left in FP1. The mantissa (M1) is truncated to 24 bits. The 3-bit M1 extension (E) contains the absolute value of the divisor mantissa. MD2, SIGN, and SCR are altered. The A- and X-REGs are altered and the Y-REG is cleared.

Uses: MD1, MD2, MDEND.

Cautions: An exit to location \$3F5 is taken if the quotient is less than -2^{128} or greater than $+2^{128}-1$.

Notes: MD2 contains the remainder mantissa (equivalent to the MOD function). The remainder exponent is the same as the quotient exponent, or 1 less if the dividend mantissa magnitude is less than the divisor mantissa magnitude.

Example: Prior to calling FDIV, FP1 contains -60 (dividend) and FP2 contains +12 (divisor).



After calling FMUL, FP1 contains -5 and M2 contains 0.

FLOAT subroutine (address \$F451)

4C 51 F4

Purpose: To convert integers to floating point representation.

Entry: A signed (two's complement) 2-byte integer is stored in M1 (high-order byte) and M1+1 (low-order byte). M1+2 must be cleared by the user prior to entry.

Uses: NORM1.

Exit: The normalized floating point equivalent is left in FP1.

E, FP2, SIGN, and SCR are not disturbed. The A-REG contains a copy of the high-order mantissa byte upon exit but the X- and Y-REGs are not disturbed. The carry is cleared.

Notes: To float a 1-byte integer, place it in M1+1 and clear M1 as well as M1+2 prior to calling FLOAT.

FLOAT takes approximately 3 msec. longer to convert zero to floating point form than other arguments. The user may check for zero prior to calling FLOAT and increase throughput.

*	LOW-ORDER	INTEGER	BYTE	IN	A-REG
120					

JMP FLOAT ELSE FLOAT INTEGER.

* HIGH-ORDER BYTE IN Y-REG

85 FA STA M1+1 XFLOAT 84 F9 INIT MANT1. STY M1 AO 00 LDY #\$0 M1+2 84 FB STY 05 D9 ORA M1 CHK BOTH BYTES DO 03 BNE TOFLOAT FOR ZERO. IF SO, CLR X1 85 F8 STA X1 AND RETURN. 60 RTS

TOFLOAT

(FLOAT continued)

Example: Float +274 (\$0112 hex)

Calling sequence

AO	01		LDY	#\$01	HIGH-ORDER	RINTEGER	R BYTE
A9	12		LDA	#\$12	LOW-ORDER	INTEGER	BYTE
84	F9		STY	M1			
85	FA		STA	M1+1			
A9	00		LDA	#\$00			
85	F8		STA	M1+2			
20	51	F4	JSR	FLOAT			

Upon returning from FLOAT, FP1 contains the floating point representation of +274.

FIX subroutine (address \$F640)

Purpose: To extract the integer portion of a floating point number with truncation (ENTIER function).


Entry: A floating point value is in FP1. It need not be normalized.

Uses: RTAR.

Exit: The two-byte signed two's complement representation of the integer portion is left in M1 (high-order byte) and M1+1 (low-order byte). The floating point values +24.63 and -61.2 are converted to the integers +24 and -61 respectively. FP1 and E are altered but FP2, E, SIGN and SCR are not. The A- and X-REGs are altered but the Y-REG is not.

Example: The floating point value +274 is in FP1 prior to calling FIX.

After calling FIX, M1 (high-order byte) and M1+1 (low-order byte) contain the integer representation of +274 (\$0112).



Note: FP1 contains an unnormalized representation of +274 upon exit.

AUXILLIARY SUBROUTINES.

NORM subroutine (address \$F463)

Purpose: To normalize the value in FP1, thus insuring maximum precision.

Entry: A normalized or unnormalized value is in FP1.

Exit: The value in FP1 is normalized. A zero mantissa will exit with X1=0 (2⁻¹²⁸ exponent). If the exponent on exit is -128 (X1=0) then the mantissa (M1) is not necessarily normalized (with the two high-order mantissa bits unequal). E, FP2, SIGN, and SCR are not disturbed. The A-REG is disturbed but the X- and Y-REGs are not. The carry is set.

Example: FP1 contains +12 in unnormalized form (as $.0011_2^- \times 2^6$).

Upon exit from NORM, FP1 contains +12 in normalized form (as $1.1_2 \times 2^3$).

NORM1 subroutine (address \$F455)

Purpose: To normalize a floating point value in FP1 when it is known the exponent is not -128 (X1=0) upon entry.

Entry: An unnormalized number is in FP1. The exponent byte should not be 0 for normal use.

Exit: The normalized value is in FP1. E, FP2, SIGN, and SCR are not disturbed. The A-REG is altered but the X- and Y-REGs are not.


ADD subroutine (address \$F425)

Purpose: To add the two mantissas (M1 and M2) as 3-byte integers),

Entry: Two mantissas are in M1 (through M1+2) and M2 (through M2+2). They should be aligned, that is with identical exponents, for use in the FADD and FSUB subroutines.

Exit: The 24-bit integer sum is in M1 (high-order byte in M1, low-order byte in M1+2). FP2, X1, E, SIGN, and SCR are not disturbed. The A-REG contains the high-order byte of the sum, the X-REG contains \$FF, and the Y-REG is not altered. The carry is the '25th' sum bit.

Example: FP1 contains +5 and FP2 contains +7 prior to calling ADD.



Upon exit, M1 contains the overflow value for +12.

Note that the sign bit is incorrect. This is taken care of with a call to the right shift routine.

FP1 \$82 \$CO 0 0 (+12)

ABSWAP subroutine (address \$F437)

Purpose: To take the absolute value of FP1 and then swap FP1 with FP2. Note that two sequential calls to ABSWAP will take the absolute values of both FP1 and FP2 in preparation for a multiply or divide.

Entry: FP1 and FP2 contain floating point values.

Exit: The absolute value of the original FP1 contents are in FP2 and the original FP2 contents are in FP1. The least significant bit of SIGN is complemented if a negation takes place (if the original FP1 contents are negative), by means of an increment. SCR and E are used. The A-REG contains a copy of X2, the X-REG is cleared, and the Y-REG is not altered.

RTAR subroutine (address \$F47D)

Purpose: To shift M1 right one bit position while incrementing

X1 to compensate for scale. This is roughly the opposite

of the NORM subroutine.

Entry: A normalized or unnormalized floating point value is in FP1.

Exit: The 6-byte field MANT1 and E is shifted right one bit arithmetically and X1 is incremented by 1 to retain proper scale. The sign bit of MANT1 (MSB of M1) is unchanged.

P2, SIGN, and SCR are not disturbed. The A-REG contains the least significant byte of E (E+2), the X-REG is cleared, and the Y-REG is not disturbed.

RTAR subroutine (continued)

Caution: If X1 increments to 0 (overflows) then an exit to location \$3F5 is taken, the A-REG contains the high-order MANT1 byte, M1, and X1 is cleared. FP2, SIGN, SCR, and the X- and Y-REG's are not disturbed.

Uses: RTLOG

Example: Prior to calling RTAR, FP1 contains the normalized value -7.



After calling RTAR, FP1 contains the unnormalized value -7 (note that precision is lost off the low-order end of M1).

Note: M1 sign bit is unchanged.

RTLOG subroutine (address \$F480)

Purpose: To shift the 6-byte field MANT1 and E one bit to the right (toward the least significant bit). The 6502 carry bit is shigted into the high-order M1 bit.

This is useful in correcting binary sum overflows.

Entry: A normalized or unnormalized floating point value is in FP1. The carry must be cleared or set by the user since it is shifted into the sign bit of M1.

Exit: Same as RTAR except that the sign bit of M1 is not preserved (it is set to the vlaue of the carry bit on entry).

Caution: Same as RTAR.

Example: Prior to calling RTLOG, FP1 conatins the normalized value -12 and the carry is clear.

FP1: \$83 \$A0 0 0 (-12)

After calling RTLOG, M1 is shifted one bit to the right and the sign bit is clear. X1 is incremented by 1.

FP1: \$84 \$50 0 0 (+20)

Note: The bit shifted off the end of MANT1 is rotated into the high order bit of the 3-byte extension

E. The 3-byte E field is also shifted one bit to the right.

RTLOG1 subroutine (address \$F484)

Prupose: To shift MANT1 and E right one bit without adjusting
X1. This is used by teh multiply loop. The carry
is shifted into the sign bit of MANT1.

Entry: M1 and E contain a 6-byte unsigned field. E is the 3-byte low-order extension of MANT1.

Exit: Same as RTLOG except that X1 is not altered and an overflow exit cannot occur.

MD2 subroutine (address \$F4E2)

Purpose: To clear the 3-byte MANT1 field for FMUL and FDIV, check for initial result exponent overflow (and underflow), and initialize the X-REG to \$17 for loop counting.

Entry: The X-REG is cleared by teh user since it is placed in the 3 bytes of MANT1. The A-REG contains the result of an exponent addition (FMUL) or subtraction (FDIV).

The carry and sign status bits should be set according to this addition or subtraction for overflow and underflow determination.

Exit: The 3 bytes of M1 are cleared (or all set to the contents of the X-REG on entry) and the Y-REG is loaded with \$17.

The sign bit of the A-REG is complemented and a copy of the A-aEG is stored in X1. FP2, SIGN, SCR, and the X-REG are not disturbed.

Uses: NORM.

Caution: Exponent overflow results in an exit to location \$3F5.

Exponent underflow results in an early return from the

```
FLOATING POIN: ROUTINES PAGE: 2
1:49 P.M., 10/3/1977
                                                                        LDA X1 EXP1 ZERO?
BNC NORM1 NO. CONFINUE NORMALIZING.
RTS
                26 F9 55
A5 F8 56 NORM
F461
                A5 F8
F463:
             DO EL
                                     57
F465:
                                                                       JSR FCOMPL CMPL MANII, CLEARS CARRT UNLESS
USR ALGNSWP RIGHT SHIFT MANII OR SWAP WILL!
                                     58 RTS1
F467: 60
             20 A4 F4 59 FSUB
F468:
                                                                        LDA X2
CMP X1
ENE SWPALGN
USR ADD
EVC NORM
BVS RTLOG
BCC SWAP

LDA X2
CMPARE EXP1 WITH EXP2.
CMPARE EXP1 WITH EXP2.
LOB WITH EXP2.
LOB WITH EXP2.
LOB WITH SWAP ADDENDS OR ALIGN MA.T:
ADD ALIGNED MANIISSAS.
LOB WAP ADD
F46B: 20 7B F4 60 SWPALCN
F46E: A5 F4 61 FADD
             C5 F8
                                     62
F470:
             DO F7
                                     63
1 472:
F474: 20 25 F4 64
             50 EA 65 ADDEND
F477:
             70 05
                                     66
F479:
                                     67 ALGNEWP
F47B: 90 C4
                                   68 * ELSE SHIFT RIGHT ARITH.
                                                                                                                      SIGN OF MANTI INTO CARRY FOR
                                                                        LDA M1
F47D: A5 F9 69 RTAR
                                                                      ASL A RIGHT ARITH SHIFT.
INC X1 INCR X1 TO ADJUST FOR RIGHT SHIFT
BEQ OVEL EXP1 OUT OF RANGE.
LDX #SFA INDEX FOR 6: BYTE RIGHT SHIFT.
F47F: 0A 70
                                   71 RTLOG
F480: E6 F8
F482: F0 75
                                    72
                                  73 RTL0G1
74 R0R1
             A2 FA
F484:
                                                                          ROR E+3, X
 F486: 76 FF
                                                                                                                      NEXT BYTE OF SHIFT.
                                                                            INX
                                     75
 F408: E8
                                                                                                                   LOOP UNTIL DONE.
                                                                           BNL ROR1
 1-489: DO FB
                                     76
                                                                                                                 RETURN.
 F48B: 60
                                                                            RTS
                                       77
                                                                          ABS VAL OF MANT1, MAN12.

ADC X1 ADD EXP1 TO EXP2 FOR PRODUCT EXI

USR MD2 CHECK PROD. EXP AND PREP. FOR MI

CLEAR CARRY FOR FIRST BIT.
 1 48C: 20 32 F4 78 FMUL
 F48F: 65 F8 79
 F491: 20 E2 F4 80
                                                                            JSR RTLOG1 M1 AND E RIGHT (PROD AND MPLIER
BCC MUL2 IF CARRY CLEAR, SKIP PARTIAL PRI
ADD MULTIPLICAND TO PRODUCT.
DEY NEXT MUL ITERATION.
 F494: 18 81
 F495: 20 84 F4 82 MUL1 .
               90 03 83
 F490:
               20 25 F4 84
  F49A:
                                                                          DEY
                                                                          BPL MUL1 LOOP UNTIL DONE.

LSR SIGN TEST SIGN LSB.

BCC NORM IF EVEN, NORMALIZE PROD, ELSE CONSEC SEI CARRY FOR SUBTRACT.

LDX #$3 INDEX FOR 3-BYTE SUBTRACT.
                                               MUL2
  F49D: 88 85
                                                                         BPL
  F49E: 10 15
                                     86
                                                                      LSR
                46 F3 87 MDENU
90 BF 88 NORMX
38 89 FCOMPL
  1-4A0:
                                                                         SEC NORM

SEC SEC SEI CARRY FOR SUBTRACT.

LDX #$3 INDEX FOR 3-BYTE SUBTRACT.

CLEAR A.

SDE X1, X SUBTRACT BYTE OF EXP1.

STA X1, X RESTORE IT.

NEXT MORE SIGNIFICANT BYTE.

LOOP UNTIL DONE.

BEQ ADDEND NORMALIZE (OR SHIFT RT IF OVEL).

NORMALIZE (OR SHIFT RT IF OVEL).

SEC X1 SUBTRACT EXP1 FROM EXP2.

SEC SEC SAVE AS QUOTIENT EXP.

SEC LDX #$2 INDEX FOR 3-BYTE SUBTRACTION.
  F4A2:
                                                                         SEC
  F4A4: 38
                38
A2 03 90
91 COMPL1
  1 4A5:
  F4A7:
  F4A9: F5 F8
                                       92
  1 4AB: 95 F8
                                       93
                                        94
  FAAD: CA
  F4AE: DO F7 95
F4BO: F0 C5 96
  F4B2: 20 32 F4 97 FDIV
  +4B5: E5 F8 98
   F4B7: 20 E2 F4 99
                                        100 DIV1
   F4BA: 38
   1'4BB: A2 02
                                        101
                                                                            LDA M2, X
                                       102 DIV2
                                                                        SBC E, X SUBTRACT A BYTE OF E FROM MANTZ
PHA SAVE ON STACK.
DEX NEXT MORE SIGNIFICANT BYTE.
   #4BD: B5 F5
                                   103
   F4BF: F5 FC
                                                                       DEX NEXT MORE SIGNIFICANT BYTE.

BPL DIV2 LOOP UNTIL DONE.

LDX #$FD INDEX FOR 3-BYTE CONDITIONAL MOTE

PLA PULL BYTE OF DIFFERENCE OFF S.A.
   F4C1: 48
F4C2: CA
                                       104
                                    105
   F4C3: 10 F8 106
F4C5: A2 FD 107
   F407: 68 108 DIV3
```

			FLO	ATING	20	INT ROUTINES	
1:49 P	. M 10/3	3/1977					PAGE: 3
F408:	90 02	109		Е	CC	DIV4	IF M2KE THEN DON'T RESTORE M2
F4CA:	95 F8	110		9	TA	M2+3, X	
F4CC:	E8	111	DIV4	I	NX		NEXT LESS SIGNIFICANT BYTE.
F4CD:	DO 18	112		E	THE	DIV3	LOOP UNTIL DONE.
F4CF:	26 FB	113		R	JOL	M1+2	
F4D1:	26 FA	114		R	COL	M1+1	ROLL QUOTIENT LEFT, CARRY INIC L
F4D3:	26 179	115		R	OL	M1	
#4D5:	06 F7	116		A	SL	M2+2	
F4D7:	26 F6	117		R	OL	M2+1	SHIFT DIVIDEND LEFT.
F 4D9:	26 F5	118		R	OL	M2 ·	
F4DB:	BO 1C	119		В	CS	OVFL	OVEL IS DUE TO UNNORMED DIVISOR
F4DD:	88	120		D	EY		NEXT DIVIDE ITERATION.
F4DE:	DO DA	121		В	TILIS	DIV1	LOOP UNITE DONE 23 ITERATIONS
F4E0:	FO BE	122		B	EQ	MDEND	NORM. QUOTIENT AND CORRECT SIGN
F4C2:	86 FB	123	MD2	S	TX	M1+2	
F4E4:	86 FA	124		S	XT	M1+1	CLEAR MANT1 (3 BYTES) FOR MUL/D
F4E6:	86 F9	125		8	TX	M1	
F4ES:	BO OD	126		В	CS	OVCHK	IF CALC. SET CARRY, CHECK FOR JV
F4EA:	30 04	127		В	MI	MD3	IF NEG THEN NO UNDERFLOW.
F41-10:	63	128		P	LA		POP ONE RETURN LEVEL.
FACD:	68	129		P	LA		
FAEE:	90 B2	130		В	CC	NORMX	CLEAR X1 AND RETURN.
1'4FO:	49 80	131	MU3	E	OR	#\$80	COMPLEMENT SIGN BIT OF EXPONENT
F4F2:	85 F8	132		. s	TA	X1	STORE IT.
F4F4:	AO 17	133		L	DY	#\$17	COUNT 24 MUL/23 DIV ITERATIONS
F4F6:	60	134		R	TS		RETURN.
F417:	10 F7	135	OVCHK	В	PL	MD3	IF POSITIVE EXP THEN NO OVEL.
F4F9:	40 F5 03	136	OVFL	J	MP	OVLOC .	
		137		0	RG	\$F63D	
F63D:	20 7D F4	138	FIX1	J	ISR	RTAR	
F640:	A5 F8	139	FIX	L	DA	X1	
F642:	10 13	140		В	PL	UNDFL	
F644:	C9 8E	141		0	MH	#58E	
F646:	DO +5	142		В	NE	FIX1	
1 648:	24 F9	143		В	IT	M1	
F64A:	10 OA	144		В	PL	FIXRTS	
F64U:	A5 FB	145		L	DA	M1+2	
F64E:	FO 06	146		В	EQ	FIXRTS	
F650:	E6 I'A	147		I	NC	M1+1	
1652:	DO 02	148		В	NE	FIXRTS	
F654:	E6 F9	149		I	NC	M1	
F656:	60	150	FIXRTS	R	TS		RTS
F657:	A9 00	151	UNDEL	L	DA	#\$0	
F659:	85 F9	152			TA	M1	
E65B:	85 FA	153		S	TA	M1+1	
F65D:	60	154		R	TS		
****	**SUCCESS	FUL A	SSEMBLY:	NO E	RRO	RS	

```
CROSS-REFERNCE: FLOATING POINT ROUTINES
ARCHAP
          F437
                  0032
ABOWAP1
          1 440
                  0034
          17425
                  0064 0084
ADD
          11428
                  0029
ADD1
ADDI NO
         F477
                  0095
ALGNSWP
         1-47B
                  0060
COMPL1
         1-4A7
                  0095
DIV1
         H4BA
                  0121
DIV2
          F4BD
                  0106
          1-4C7
                  0112
DIV3
DIV4
         F4CC
                  0109
          OOFC(Z) 0039 0074 0103
Ŀ
FADD
          1 46E
I COMPL
          F4A4
                 0035 0059
FDIV
          F4B2
HTX
          F640
          1-63D
                 0142
FIX1
          F656
                 0144 0146 0148
FIXRTS
          F451
FLUAT
          F480
FMUL
FEBR
          F468
          OOF9(Z) 0025 0027 0033 0049 0053 0054 0055 0069 0113 0114 0115
M1
                  0123 0124 0125 0143 0145 0147 0149 0152 0153
          OOF5(Z) 0026 0102 0110 0116 0117 0118
M2
MD1
          F432
                  0078 0097
          F4E2
                  0080 0099
MD2
          1'4F0
                  0127 0135
MD3
          F4A0
                  0122
MUEND
          F495
                  0006
MUL1
          F49D
                  0083
MIII 2
          F463
                  0065 0088
NORM
NORM1
          F455
                  0057
          F4A2
                  0130
NORMX
          1-4F7
                  0126
OVCHK
          F4F9
                  0072 0119
DVFL
          03F5
                  0136
OVLUC
          F486
                  0076
ROR1
          1-47D
                  0138
RTAR
          F480
                  0066
RTLOG
          1'484
                  0082
R1LOG1
KIS1
          F467
                  0051
SIGN
          00F3(Z) 0031 0036 0087
          1 441
                  0067
SWAP
SWAP1
          F443
                   0045
          F46B
                   0063
SWPALGN
          F657
                   0140
UNUFL
          00F8(Z) 0040 0042 0048 0052 0056 0062 0071 0079 0092 0093 0098
X1
                   0132 0139
          00F4
                   0041 0043 0061
X2
```

While writing APPLE BASIC for a 6502 microprocessor I repeatedly encountered a variant of MURPHY'S LAW. Briefly stated, any routine operating on 16-bit data will require at least twice the code that it should. Programs making extensive use of 16-bit pointers (such as compilers, editors, and assemblers) are included in this category. In my case, even the addition of a few double-byte instructions to the 6502 would have only slightly alleviated the problem. What I really needed was a 6502/RCA 1800 hybrid - a powerful 8-bit data handler complemented by an easy to use processor with an abundance of 16-bit registers and excellent pointer capability. My solution was to implement a non-existent (meta) 16-bit processor in software, interpreter style, which I call SWEET16.

SWEET16 is based around sixteen 16-bit registers (RO-R15), actually 32 memory locations. RO doubles as the SWEET16 accumulator (ACC), R15 as the program counter (PC), and R14 as the status register. R13 holds compare instruction results and R12 is the subroutine return stack pointer if SWEET16 subroutines are used. All other SWEET16 registers are at the user's unrestricted disposal.

SWEET16 instructions fall into register and non-register categories. The register ops specify one of the sixteen registers to be used as either a data element or a pointer to

data in memory depending on the specific instruction. For example, INR R5 uses R5 as data and ST @R7 uses R7 as a pointer to data in memory. Except for the SET instruction, register ops take 1 byte of code each. The non-register ops are primarily 6502 style branches with the second byte specifying a ±127 byte displacement relative to the address of the following instruction. Providing that the prior register op result meets a specified branch condition, the displacement is added to SWEET16's PC, effecting a branch.

SWEET16 is intended as a 6502 enhancement package, not a stand-alone processor. A 6502 program switches to SWEET16 mode with a subroutine call and subsequent code is interpreted as SWEET16 instructions. The non-register op RTN returns the user program to 6502 mode after restoring the internal register contents (A, X, Y, P, and S). The following example illustrates how to use SWEET16.

300	В9	00	02		LDA	IN,Y	Get a char.
303	C9	CD			CMP	"M"	"M" for move?
305	DO	09			BNE	NOMOVE	No, skip move.
307	20	89	F6		JSR	SW16	Yes, call SWEET16.
30A	41			MLOOP	LD	@R1	R1 holds source address.
30B	52				ST	@R2	R2 holds dest. address.
30C	F3				DCR	R3	Decrement length.
30D	07	FB			BNZ	MLOOP	Loop until done.
30F	00				RTN		Return to 6502 mode.
310	С9	C5		NOMOVE	CMP	"E"	"E" char?
312	DO	13			BEQ	EXIT	Yes, exit.
314	C8				INY		No, continue

NOTE: Registers A, X, Y, P, and S are not disturbed by SWEET16.

INSTRUCTION DESCRIPTIONS


The SWEET16 opcode list is short and uncomplicated. Excepting relative branch displacements, hand assembly is trivial. All register opcodes are formed by combining two hex digits, one for the opcode and one to specify a register. For example, opcodes 15 and 45 both specify register R5 while codes 23, 27 and 29 are all ST ops. Most register ops are assigned in complementary pairs to facilitate remembering them. Thus LD and ST are opcodes 2n and 3n respectively, while LD @ and ST @ are codes 4n and 5n.

Opcodes 0 to C (hex) are assigned to the thirteen non-register ops. Except for RTN (opcode 0), BK (OA), and RS (B), the non-register ops are 6502 style relative branches. The second byte of a branch instruction contains a ±127 byte displacement value (in two's complement form) relative to the address of the instruction immediately following the branch. If a specified branch condition is met by the prior register op result, the displacement is added to the PC effecting a branch. Except for BR (Branch always) and BS (Branch to Subroutine), the branch opcodes are assigned in complementary pairs, rendering them easily remembered for hand coding. For example, Branch if Plus and Branch if Minus are opcodes 4 and 5 while Branch if Zero and Branch if NonZero are opcodes 6 and 7.

SWEET16 OPCODE SUMMARY

	Regis	ster C	ps			Non-register Ops		
				00	RTN	(Re	eturn to	6502 mode)
1n	SET	Rn,	Constant (Set)	01	BR	ea	(Branch	always)
2n	LD	Rn	(Load)	02	BNC	ea	(Branch	if No Carry)
3n	ST	Rn	(Store)	03	BC	ea	(Branch	if Carry)
4n	LD	@Rn	(Load indirect)	04	BP	ea	(Branch	if Plus)
5n	ST	@Rn	(Store indirect)	05	BM	ea	(Branch	if Minus)
6n	LDD	@Rn	(Load double indirect)	06	BZ	ea	(Branch	if Zero)
7n	STD	@Rn	(Store double indirect)	07	BNZ	ea	(Branch	if NonZero)
8n	POP	@Rn	(Pop indirect)	08	BM1	ea	(Branch	if Minus 1)
9n	STP	@Rn	(Store pop indirect)	09	BNM	1 ea	(Branch	if Not Minus 1)
An	ADD	Rn	(Add)	OA	BK		(Break)	
Bn	SUB	Rn	(Sub)	ОВ	RS		(Return	from Subroutine)
Cn	POPD	@Rn	(Pop double indirect)	0C	BS	ea	(Branch	to Subroutine)
Dn	CPR	Rn	(Compare)	OD			(Unassi	gned)
En	INR	Rn	(Increment)	OE			(Unassi	gned)
Fn	DCR	Rn	(Decrement)	OF			(Unassi	gned)

SET Rn, Constant



The 2-byte constant is loaded into Rn (n = 0 to F, hex) and branch conditions set accordingly. The carry is cleared.

Example

15 34 AO

SET R5, A034 R5 now contains A034

LD Rn

2n (Load)

The ACC (RO) is loaded from Rn and branch conditions set according to the data transferred. The carry is cleared and the contents of Rn are not disturbed.

Example

15 34 AO

SET R5, A034

24

LD R5

ACC now contains A034

ST Rn

3n (Store)

The ACC is stored into Rn and branch conditions set according to the data transferred. The carry is cleared and the ACC contents are not disturbed.

Example

25

LD R5

Copy the contents

36

ST R6

of R5 to R6.

The low-order ACC byte is loaded from the momory location whose address resides in Rn and the high-order ACC byte is cleared. Branch conditions reflect the final ACC contents which will always be positive and never minus 1. The carry is cleared. After the transfer, Rn is incremented by 1.

Example

15 34 AO SET R5, AO34

45 LD @R5 ACC is loaded from memory location A034 and R5 is incremented

to A035.

ST @Rn

5n

(Store indirect)

The low-order ACC byte is stored into the memory location whose address resides in Rn. Branch conditions reflect the 2-byte ACC contents. The carry is cleared. After the transfer, Rn is incremented by 1.

15 34 A0	SET R5, A034	Load pointers R5 and R6
16 22 90	SET R6, 9022	with A034 and 9022.
45	LD @R5	Move a byte from location A034 to location 9022.
56	ST @R6	Both pointers are
		incremented.

The low order ACC byte is loaded from the memory location whose address resides in Rn and Rn is then incremented by 1. The high order ACC byte is loaded from the memory location whose address resides in the (incremented) Rn and Rn is again incremented by 1. Branch conditions reflect the final ACC contents. The carry is cleared.

Example

15 34 AO SET R5, AO34

65 LDD @R5 The low-order ACC byte is loaded from location A034, the high-order byte

A034, the high-order byte from location A035. R5 is incremented to A036.

STD @Rn

7n

(Store double-byte indirect)

The low-order ACC byte is stored into the memory location whose address resides in Rn and Rn is then incremented by 1. The high-order ACC byte is stored into the memory location whose address resides in (the incremented) Rn and Rn is again incremented by 1. Branch conditions reflect the ACC contents which are not disturbed. The carry is cleared.

Example

15 34 AO SET R5, AO34 Load pointers R5 and R6
16 22 90 SET R6, 9022 with AO34 and 9022. Move
65 LDD @R5 double byte from locations
76 STD @R6 AO34 and AO35 to locations
9022 and 9023. Both pointers are incremented by 2.

The low order ACC byte is loaded from the memory location whose address resides in Rn <u>after</u> Rn is decremented by 1 and the high order ACC byte is cleared. Branch conditions reflect the final 2-byte ACC contents which will always be positive and never minus 1. The carry is cleared. Because Rn is decremented prior to loading the ACC, single byte stacks may be implemented with the ST @Rn and POP @Rn ops (Rn is the stack pointer).

15 34 A0	SET R5, A034	Init stack pointer.
10 04 00	SET RO, 4	Load 4 into ACC.
35	ST @R5	Push 4 onto stack.
10 05 00	SET RO, 5	Load 5 into ACC.
35	ST @R5	Push 5 onto stack.
10 06 00	SET RO, 6	Load 6 into ACC.
35	ST @R5	Push 6 onto stack.
85	POP @R5	Pop 6 off stack into ACC.
85	POP @R5	Pop 5 off stack.
85	POP @R5	Pop 4 off stack.

The low order ACC byte is stored into the memory location whose address resides in Rn after Rn is decremented by 1. Then the high-order ACC byte is stored into the memory location whose address resides in Rn after Rn is again decremented by 1. Branch conditions will reflect the 2-byte ACC contents which are not modified. STP @Rn and FOP @Rn are used together to move data blocks beginning at the greatest address and working down. Additionally, single-byte stacks may be implemented with the STP @Rn and LDA @Rn ops.

14 34 A0	SET R4, A034 Init pointers.
15 22 90	SET R5, 9022
84	POP @R4 Move byte from A033
95	STP @R5 to 9021.
84	POP @R4 Move byte from A032
95	STP @R5 to 9020.

An

(Add)

The contents of Rn are added to the contents of the ACC (RO) and the low-order 16 bits of the sum restored in ACC. The 17th sum bit becomes the carry and other branch conditions reflect the final ACC contents.

10 34 76	SET RO, 7634	Init RO (ACC)
11 27 42	SET R1, 4227	and R1.
A1	ADD R1	Add R1 (sum = B85B, carry clear)
AO	ADD RO	Double ACC (RO) to 70B6 with carry set.

The contents of Rn are subtracted from the ACC contents by performing a two's complement addition:

ACC ACC + Rn + 1

The low order 16 bits of the subtraction are restored in the ACC. The 17th sum bit becomes the carry and other branch conditions reflect the final ACC contents. If the 16-bit unsigned ACC contents are greater than or equal to the 16-bit unsigned Rn contents then the carry is set, otherwise it is cleared. Rn is not disturbed.

Example

10 34 76 SET R0, 7634 Init R0 (ACC)
11 27 42 SET R1, 4227 and R1.
A1 SUB R1 Subtract R1 (diff = 340D with carry set)
A0 SUB R0 Clears ACC (R0)

Rn is decremented by 1 and the high-order ACC byte is loaded from the memory location whose address now resides in Rn. Then Rn is again decremented by 1 and the low-order ACC byte is loaded from the corresponding memory location. Branch conditions reflect the final ACC contents. The carry is cleared. Because Rn is decremented prior to loading each of the ACC halves, double-byte stacks may be implemented with the STD @Rn and POPD @Rn ops (Rn is the stack pointer).

15 34 A0	SET R5, A034	Init stack pointer.
10 12 AA	SET RO, AA12	Load AA12 into ACC.
75	STD @R5	Push AA12 onto stack.
10 34 BB	SET RO, BB34	Load BB34 into ACC.
75	STD @R5	Push BB34 onto stack.
10 56 CC	SET RO, CC56	Load CC56 into ACC.
C5	POPD @R5	Pop CC56 off stack.
C5	POPD @R5 .	Pop BB34 off stack.
C5	POPD @R5	Pop AA12 off stack.

The ACC (RO) contents are compared to Rn by performing the 16-bit binary subtraction ACC-Rn and storing the low order 16 difference bits in R13 for subsequent branch tests. If the 16-bit unsigned ACC contents are greater than or equal to the 16-bit unsigned Rn contents then the carry is set, otherwise it is cleared. No other registers, including ACC and Rn, are disturbed.

15	34	AO		SET	R5,	A034	Pointer to memory.
16	BF	AO		SET	R6,	AOBF	Limit address.
10	00	00	LOOP	SET	RO,	0	Zero data.
75				STD	@R5		Clear 2 locs, incr R5 by 2.
25				LD	R5		Compare pointer R5
D6				CPR	R6		to limit R6.
02	F8			BNC	LOO	P	Loop if carry clear.

The contents of Rn are incremented by 1. The carry is cleared and other branch conditions reflect the incremented value.

Example

15 34 A0	SET R5, A034	Init R5 (pointer)
10 00 00	SET RO, O	Zero to RO.
55	ST @R5	Clears loc A034 and incrs R5 to A035.
E5	INR R5	Incr R5 to A036
55	ST @R5	Clears loc A036 (not A035)

DCR Rn

Fn

(Decrement)

The contents of Rn are decremented by 1. The carry is cleared and other branch conditions reflect the decremented value.

Example (Clear 9 bytes beginning at loc A034)

15	34	AO		SET	R5,	A034	Init pointer.
14	09	00		SET	R4,	9	Init count.
10	00	00		SET	RO,	0	Zero ACC,
55			LOOP	ST	@R5		Clear a mem byte.
F4				DCR	R4		Decr. count.
07	FC			BNZ	LOOI	P	Loop until zero.

RTN

00

(Return to 6502 mode)

Control is returned to the 6502 and program execution continues at the location immediately following the RTN instruction. The 6502 registers and status conditions are restored to their original contents (prior entering SWEET16 mode)

BR ea

01 d (Branch Always)

An effective address (ea) is calculated by adding the signed displacement byte (d) to the PC. The PC contains the address of the instruction immediately following the BR, or the address of the BR op plus 2. The displacement is a signed twos complement value from -128 to +127. Branch conditions are not changed. Note that effective address calculation is identical to that for 6502 relative branches. The hex add and subtract features of the APPLE-II monitor may be used to calculate displacements.

$$d = $80$$
 ea = PC + 2 - 128

$$d = $81$$
 ea = PC + 2 - 127

$$d = \$FF \quad ea = PC + 2 - 1$$

$$d = \$00$$
 ea = PC + 2 + 0

$$d = $01$$
 ea = PC + 2 + 1

$$d = $7E$$
 ea = PC + 2 + 126

$$d = $7F$$
 ea = PC + 2 + 127

Example

\$300: 01 50 BR \$352

BNC ea

02 d (Branch if No Carry)

A branch to the effective address is taken only if the carry is clear, otherwise execution resumes as normal with the next instruction. Branch conditions are not changed.

BC ea

03 d

(Branch if Carry set)

A branch is effected only if the carry is set. Branch conditions are not changed.

BP ea

04 d

(Branch if Plus)

A branch is effected only if the prior 'result' (or most recently transferred data) was positive. Branch conditions are not changed.

Example (Clear mem from loc. A034 to A03F)

15 34 A0

SET R5, A034 Init pointer.

14 3F AO

SET R4, A03F Init limit.

10 00 00

ST @R5

LOOP SET RO, O

BP

Clear mem byte, incr R5.

55 24

LD R4

Compare limit to

D5 04 F8 CPR R5

LOOP


pointer.
Loop until done.

BM ea

05 d

(Branch if Minus)

A branch is effected only if the prior 'result' was minus (negative, MSB = 1). Branch conditions are not changed.



BM1 ea 08 d (Branch if Minus 1)

A branch is effected only if the prior 'result' was

minus 1 (\$FFFF hex). Branch conditions are not changed.

BNM1 ea 09 d (Branch if Not Minus 1)

A branch is effected only if the prior 'result' was not minus 1 (\$FFFF hex). Branch conditions are not changed.

BRK OA (Break)

A 6502 BRK (break) instruction is executed. SWEET16 may be reentered nondestructively at SW16D after correcting the stack pointer to its value prior executing the BRK.

RS terminates execution of a SWEET16 subroutine and returns to the SWEET16 calling program which resumes execution (in SWEET16 mode). R12, which is the SWEET16 subroutine return stack pointer, is decremented twice. Branch conditions are not changed.

OB

BS ea

OC d (Branch to SWEET16 Subroutine)

A branch to the effective address (PC + 2 + d) is taken and execution is resumed in SWEET16 mode. The current PC is pushed onto a 'SWEET16 subroutine return address' stack whose pointer is R12, and R12 is incremented by 2. The carry is cleared and branch conditions set to indicate the current ACC contents.

Example (Calling a 'memory move' subroutine to move A034-A03B to 3000-3007)

300:	15	34	AO	SET	R5,	A034	Init	pointer 1.
303:	14	3B	AO	SET	R4,	A03B	Init	limit 1.
306:	16	00	30	SET	R6,	3000	Init	pointer 2.
309:	oc	15		BS	MOV	E	Call	move subroutine.

320:	45	MOVE	LD	@R5	Move one
321:	56		ST	@R6	byte.
322:	24		LD	R4	
323:	D4		CPR	R5	Test if done.
324:	04 FA		BP	MOVE	Return.
326:	OB		RS		

THEORY OF OPERATION

SWEET16 execution mode begins with a subroutine call to SW16. The user must insure that the 6502 is in hex mode upon entry. All 6502 registers are saved at this time, to be restored when a SWEET16 RTN instruction returns control to the 6502. If you can tolerate indefinite 6502 register contents upon exit, approximately 30 usec may be saved by entering at SW16 + 3. Because this might cause an inadvertant switch from hex to decimal mode, it is advisable to enter at SW16 the first time through.

After saving the 6502 registers, SWEET16 initializes its PC (R15) with the subroutine return address off the 6502 stack. SWEET16's PC points to the location preceding the next instruction to be executed. Following the subroutine call are 1-, 2-, and 3-byte SWEET16 instructions, stored in ascending memory locations like 6502 instructions. The main loop at SW16B repeatedly calls the 'execute instruction' routine at SW16C which examines one opcode for type and branches to the appropriate subroutine to execute it.

Subroutine SW16C increments the PC (R15) and fetches the next opcode which is either a register op of the form OP REG with OP between 1 and 15 or a non-register op of the form 0 OP with OP between 0 and 13. Assuming a register op, the register specification is doubled to account for the 2-byte SWEET16 registers and placed in the X-Reg for indexing. Then the instruction type is determined. Register ops place the doubled register specification in the high order byte of R14 indicating

the 'prior result register' to subsequent branch instructions. Non-register ops treat the register specification (right-hand half-byte) as their opcode, increment the SWEET16 PC to point at the displacement byte of branch instructions, load the A-Reg with the 'prior result register' index for branch condition testing, and clear the Y-Reg.

WHEN IS AN RTS REALLY A JSR?

Each instruction type has a corresponding subroutine.

The subroutine entry points are stored in a table which is directly indexed into by the opcode. By assigning all the entries to a common page only a single byte of address need be stored per routine. The 6502 indirect jump might have been used as follows to transfer control to the appropriate subroutine.

LDA #ADRH High-order address byte,

STA IND+1

LDA OPTBL, X Low-order byte.

STA IND

JMP (IND)

To save code the subroutine entry address (minus:1) is pushed onto the stack, high-order byte first. A 6502 RTS (ReTurn from Subroutine) is used to pop the address off the stack and into the 6502 PC (after incrementing by 1). The net result is that the desired subroutine is reached by executing a subroutine return instruction!

OPCODE SUBROUTINES

The register op routines make use of the 6502 'zero page indexed by X' and 'indexed by X indirect' addressing modes to access the specified registers and indirect data.

The 'result' of most register ops is left in the specified register and can be sensed by subsequent branch instructions since the register specification is saved in the high-order byte of R14. This specification is changed to indicate R0 (ACC) for ADD and SUB instructions and R13 for the CPR (compare) instruction.

Normally the high-order R14 byte holds the 'prior result register' index <u>times 2</u> to account for the 2-byte SWEET16 registers and thus the LSB is zero. If ADD, SUB, or CPR instructions generate carries, then this index is incremented, setting the LSB.

The SET instruction increments the PC twice, picking up data bytes in the specified register. In accordance with 6502 convention, the low-order data byte precedes the high-order byte.

Most SWEET16 nonregister ops are relative branches.

The corresponding subroutines determine whether or not the 'prior result' meets the specified branch condition and if so update the SWEET16 PC by adding the displacement value (-128 to +127 bytes).

The RTN op restores the 6502 register contents, pops the subroutine return stack and jumps indirect through the SWEET16 PC. This transfers control to the 6502 at the instruction immediately following the RTN instruction.

The BK op actually executes a 6502 break instruction (BRK), transferring control to the interrupt handler.

Any number of subroutine levels may be implemented within SWEET16 code via the BS (Branch to Subroutine) and RS (Return from Subroutine) instructions. The user must initialize and otherwise not disturb R12 if the SWEET16 subroutine capability is used since it is utilized as the automatic subroutine return stack pointer.

MEMORY ALLOCATION

The only storage that must be allocated for SWEET16 variables are 32 consecutive locations in page zero for the SWEET16 registers, four locations to save the 6502 register contents, and a few levels of the 6502 subroutine return address stack. If you don't need to preserve the 6502 register contents, delete the SAVE and RESTORE subroutines and the corresponding subroutine calls. This will free the four page zero locations ASAV, XSAV, YSAV, and PSAV.

USER MODIFICATIONS

You may wish to add some of your own instructions to this implementation of SWEET16. If you use the unassigned opcodes \$0E and \$0F, remember that SWEET16 treats these as 2-byte instructions. You may wish to handle the break instruction as a SWEET16 call, saving two bytes of code each time you transfer into SWEET16

mode. Or you may wish to use the SWEET16 BK (Break) op as a 'CHAROUT' call in the interrupt handler. You can perform absolute jumps within SWEET16 by loading teh ACC (RO) with the address you wish to jump to (minus 1) and executing a ST R15 instruction.

	1:45 P	. M. ,	10	0/3	/197/				PAGE: 1
					1	***	****	***	
					2	*		*	
					3	* APPLE-	IT PS	FU100 #	
					4	* MACHINE			
					5	* IMCHINE	THIEN	ACIEN *	
						*		*	
					6	* COPYRI			
					7	* APPLE CO	MPUIE	R INC *	
					8	*		*	
					9	* ALL RIGH	ITS RE	BERVED *	
					10	*		*	
					11	* S. L	DZUTA	*	
					12	*			
					13	*****	****	******	
					14			INTERPRETER"	
					15	ROL	EHZ		
					16	ROH	EPZ	\$1	
					17	R14H	EPZ		
					18	R15L	EPZ	\$1E	
					19	R15H	EPZ	\$1F	
					20	S16PAG	EQU	\$F7	
-					21	SAVE	FOLL	\$FF4A	
					22	RESTORE		\$FF3F	
					23	ILO TOTAL		\$F689	
-	F689:	20	10	FF	7.10	SW16	JSR	SAVE	PRESERVE 6502 REG CONTENTS
			411	E.F.		OMIO		SHVE	PRESERVE 0002 RED CONTENTS
	F68C:	68			25		PLA		
	FAUD:	85	1E		26		STA	R15L	INIT SWEET16 PC
	FASF:	68			27		PLA		FROM RETURN
	17690:	85	1F		28		STA	R15H	ADDRESS
	1692:	20	98	F6	29	SW16B	JSR	SW16C	INTERPRET AND EXECUTE
	F695:	4C	92	F6	30		JMP	SW16B	ONE SWEET16 INSTR.
		E6	1F		31	SW16C	INC	R15L	
	F69A:	DO			32		BNE	SW16D	INCR SWEET16 PC FOR FEICH
*	F69C:		1F		33		INC	R15H	THOIR OWELLTON TO THE TENT
			F7			CULLE			
	F69E:	0.00			34	SW16D		#S16PAG	DUCH ON STACK FOR BTG
	1 6AO:	48			35		PHA	1144	PUSH ON STACK FOR RTS
	F6A1:	AO	111201200		36		LDY	#\$0	
	F6A3:	B1	17.		37		LDA	(R15L), Y	FEICH INSTR
	F6A5:	29	OF		38		ANU	#\$F	MASK REG SPECIFICATION
	F6A7:	OA			39		ASL	A	DOUBLE FOR 2-BYIE REG'S
	F6A3:	AA			40		TAX		TO X-REG FOR INDEXING
	F6A9:	4A			41		LSR	A	
3	F 6AA:	51	1E		42		EOR	(R15L), Y	NOW HAVE OPCODE
	F6AC:	FO			43		BEQ		IF ZERO THEN NON-REG OP
	F6AE:	86			44		STX	R14H	INDICATE PRIOR RESULT REG
-	DOM: A COST		ID		45			A	INDICATE PRIOR RESOLT RES
	F6B0:	4A					LSR		encontra to Lenze
	F6B1:	4A			46		LSR	A	OPCODE*2 TO LSB'S
	F6B2:	4A			47		LSR	A	
	F6B3:	AB			48		TAY		TO Y-REG FOR INDEXING
	F684:	B9	E1	F6	49		LDA	OPTBL-2, Y	LOW-ORDER ADR BYTE
	F6B7:	40			50		PHA		ONIO STACK
	F6B8:	60			51		RTS		GOTO REG-OP ROUTINE
	F689:	E6	1F		52	TOBR	INC	R15L	
		DO			53		BNE	TOBR2	INCR PC
-	F6BB:				54		INC	R15H	111011110
	1-6BD:	E6	Th		34		TIME	WI JU	

	1. AE D	M., 10/3/	(107)		SWEET16 I	NIERFRETER	PAGE: 2
	F6BF:	BD E4 F6		TOBR2	LDA	BRTBL, X	LOW-ORDER ADR BYTE
				TOBAL		DRIDLIA	ONTO STACK FOR NON-REG OP
	F6C2:	48	56		PHA	54411	PRIOR RESULT REG' INDEX
	F603:	A5 1D	57		LDA	R14H	PREPARE CARRY FOR BC, BNC.
	F605:	4A	58		LSR	A	
	F6C6:	60	59		RTS		GOTO NON-REG OF HOUITNL
	F6C7:	68	60	RTNZ	PLA		POP RETURN ADDRESS
	F6C8:	68	61		PLA		
	F609:	20 3F FF	62		JSR	RESTORE	RESTORE 6502 REG CONTENTS
	F6CC:	6C 1E 00	63		-IMI3	(R15L)	RETURN TO 6502 CODE VIA PC
	F&CF:	B1 1E	64	SETZ	LDA	(R15L), Y	HIGH-ORDER BYTE OF CONST
	F6D1:	95 01	65		STA	ROH, X	
	F6D3:	88	66		DEY		
	16D4:	B1 1E	67		LDA	(R15L), Y	LOW-ORDER BYTE OF CONSTANT
	F6D6:	95 00	68		STA	ROL, X	
A	F6D8:	98	69		TYA	*	Y-REG CONTAINS 1
	F6D9:	38	70		SEC		
	F6UA:	65 1E	71		ADC	R15L	ADD 2 TO PC
	F6DC:	85 1E	72		STA	R15L	
	F6DE:	90 02	73		BCC	SE [2	
	F6E0:	E6 1F	74		INC	R15H	
		60	75	SET2	RTS	1,1011	
	F6L2:	02	76	OPTBL	DFB	SET-1	(1X)
	F6L3:				DFB	RTN-1	(0)
	F6E4:	F9	77	ERTBL	DFB	LD-1	(2X)
	F6E5:	04	78				(1).
	F6E6:	9D	79		DFB	BR-1 ST-1	(3X)
	FGE7:	on	30		DFB		(2)
	FAES:	9E	81		DFB	BNC-1	(4X)
	F6E9:	25	82		DFB	LDAT-1	(3)
	FEEA:	AF	83		DFB	BC-1	(5X)
	FEEB:	16	84		DFB	STAT-1	
	F6EC:	B2	85		DEB	BP-1	(4)
	FACD:	47	86		DER	LDDAT-1	(6X)
	FEEE:	B9	87		DER	BM-1	(5)
	FAEF:	51	88		DFB	STDAT-1	(7X)
	F6F0:	CO	89		DFB	BZ-1	(6)
	F6F1:	2F	90		DFB	POP-1	(8X)
	F6F2:	C9	91		DFB	BNZ-1	(7)
	F6F3:	5B	92		DFB	STPAT-1	(9X)
	F61-4:	D2	93		DFB	BM1-1	(8)
	F6F5:	85	94		DFB	ADD-1	(AX)
	F616:	DD	95		DFB	BNM1-1	(9)
	F6F7:	6E	96		DFB	SUB-1	(BX)
	F618:	05	97		DFB	BK-1	(A)
	F6F9:	33	98		DFB	POPD-1	(CX)
	1 6FA:	ES	99		DFB	RS-1	(B)
	F6FB:	70	100		DFB	CPR-1	(DX)
	FAFC:	93	101		DFB	BS-1	(C)
	F6FD:	1E	102		DFB	INR-1	(EX)
	TATE:	E7	103		DFB	NUL-1	(D)
		65	104		DFB	DCR-1	(FX)
		E7	105		DFB	NUL-1	(E)
	F700:	77.7	106		DEB	NUL-1	(UNUSED)

DFB NUL-1

DFB NUL-1

BPL SETZ

106

107

10 CA 108 SET

F/01:

F703:

F702: E7

E7

ALWAYS TAKEN

(F)

				SWEETIS I	NIESPRETER	
1:45 P	. M. , 10/3	/1977				PAGE: 3
F/05:	B5 00	109	LD	LDA	ROL, X	
		110	BK	EQU	#-1	
F707:	85 00	111		STA	ROL	
F109:	B5 01	112		LDA	ROH, X	MOVE RX TO RO
F/0B:	85 01	113		STA	RCH	
F / OD:	60	114		RTS		
F/OE:	A5 00	115	ST	LDA	ROL	
F710:	95 00	116		STA	ROL, X	MOVE RO TO RX
F712:	A5 01	117		LDA	ROH	
F714:	95 01	118		STA	ROH, X	
F/16:	60	119		RTS		
F717:	A5 00	120	STAT	LDA	ROL	
F719:	81 00	121	STAT2	STA	(ROL, X)	STORE BYTE INDIRECT
F/1B:	AO 00	122		LDY	#\$0	
1 /1D:	84 1D	123	STATS	STY		INDICATE RO IS RESULT REG
F71F:	F6 00	124	INR	INC	ROL, X	110101112 110 110 112021 1120
F721:	DO 02	125		BNE	INK2	INCR RX
F723:	F6 01	126		INC	ROH, X	11011
F725:	60	127	INR2	RTS	- INCOLLY A	
F726:	A1 00	128	LDAT	LDA	(ROL, X)	LOAD INDIRECT (RX)
F/28:	85 00	129		STA	ROL	TO RO
F/2A:	AO 00	130		LDY	#\$0	10 10
F/20:	84 01	131		STY	ROH	ZERO HIGH-ORDER RO BYLE
F72F:	FO ED	132		BEQ	STATS	ALWAYS TAKEN
F/30:	AO 00	133	POP	LDY	#50	HIGH ORDER BYTE = 0
F732:	FO 06	134		BEQ	POP2	ALWAYS TAKEN
F/34:	20 66 F7		POPD	JSR	DCR	DECR RX
F/37:	A1 00	136	, 0, 0	LDA	(ROL, X)	POP HIGH-ORDER BYTE GRX
F739:	AS	137		TAY	THOU AT	SAVE IN Y-REG
F/3A:	20 66 F7		POP2	JSR	DCR	DECR RX
F73D:	A1 00	139	1.00	LDA	(ROL, X)	LOW-ORDER BYTE
F/3F:	85 00	140		STA	ROL	TO RO
F/41:		141		STY	ROH	
F/43:	AO 00	142	POP3	LDY	#\$0	INDICATE RO AS LAST
F745:	84 1D	143		STY	R14H	RESULT REG
F747:	60	144		RTS		
F748:	20 26 F7		LDDAT	JSR	LDAT	LOW BYTE TO RO, INCR RX
F/4B:	A1 00	146		LDA	(ROL, X)	HIGH-ORDER BYTE TO RO
F/4D:	85 01	147		STA	ROH	
F74F:	4C 1F F7			JMH	INR	INCR RX
F/52:	20 17 F/		STUAT	JSR	STAT	STORE INDIRECT LOW-ORDER
F755:	A5 01	150	25 0 20 0	LDA	ROH	BYTE AND INCR RX. THEN
F/57:	81 00	151		STA	(ROL, X)	STORE HIGH-ORDER BYTE.
F759:	4C 1F F7			JMP	INR	INCR RX AND RETURN
F750:	20 66 F/		STPAT	JSR	DCR	DECR RX
F75F:	A5 00	154	011111	LDA	ROL	
F761:	81 00	155		STA	(ROL, X)	STORE RO LOW BYTE GRX
F/63:	4C 43 F7			JMP	POP3	INDICATE RO AS LAST RELT REG
1766:	B5 00	157	DCR	LDA	ROL, X	
F768:	DO 02	158	170.774.00	BNE	DCR2	DECR RX
F76A:	D6 01	159		DEC	ROH, X	
F/6C:	D6 00	160	DCR2	DEC	ROL, X	
+76E:	60	161	20112	RTS		
F76F:	AO 00	162	SUB	LDY	#50	RESULT TO RO
100000	Muses the		10000			

			3	SWEET16 1	NIERFREIER	PAGE: 4
	M. 10/3/		000	000		NOTE Y-REG = 13#2 FOR CPR
F771:	PROFE COMMON CO.	163	CPR	SEC	ROL	NOTE ! NES
F772:	A5 00	164		SBC	ROL, X	
F/74:	F5 00	165			ROL, Y	RO-RX TO RY
F/76:	99 00 00			STA		10 11
1779:	A5 01	167		LDA	RCH	
F/7B:	F5 01	168		SBC	ROH, X	
F/7D:	99 01 00		SUB2	STA	ROH, Y	LAST RESULT REG#2
F/80:	98	170		TYA	440	CARRY TO LSB
F781:	69 00	171		ADC	#\$0	CARRY TO LOD
F783:	85 1D	172		STA	R14H	
F785:	60	173	Same of the same o	RTS		
F786:	A5 00	174	ADD	LDA	ROL	
F780:	75 00	175		ADC	ROL, X	50.5V TO 50
F78A:	85 00	176		STA	ROL	ROFRX TO RO
F 78C:	A5 01	177		LDA	ROH	
F78E:	75 01	178		ADC	ROH, X	
F790:	AO 00	179		LDY	#\$0	RO FOR RESULT
F/92:	FO L9	180		BEQ	SUB2	FINISH ADD
F794:	A5 1E	181	BS	LDA	R15L	NOTE X-REG IS 12×2!
1796:	20 19 F7	182		JSR	STAT2	PUSH LOW PC BYIE VIA R12
F799:	A5 1F	183		LDA	R15H	
F/9B:	20 19 F7	184		JSR	STAT2	PUSH HIGH-ORDER PC BYTE
F79E:	18	185	BR	CLC		The second second
F79F:	BO OE	186	BNC	BCS	BNC2	NO CARRY TEST
F7A1:	B1 1E	187	BR1	LDA	(R15L), Y	DISPLACEMENT BYIE
F/A3:	10 01	188		BPL	BR2	
F7A5:	88	189		DEY		
F/A6:	65 1E	190	BR2	ADC	R15L	ADD TO PC
F/A8:	85 1E	191		STA	R15L	
F/AA:	98	192		TYA		
F/AB:	65 1F	193		ADC	R15H	
F/AD:	85 1F	194		STA	R15H	
F7AF:	60	195	BNC2	RTS		
F780:	BO EC	196	BC	BCS	BR	
F/82:	60	197		RTS		
F783:	OA	198	BP	ASL	A	DOUBLE RESULT-REG INDEX
F 784:	AA	199		TAX		TO X-REG FOR INDEXING
	B5 01	200		LDA	ROH, X	TEST FOR PLUS
F7B5:	10 E8	201		BPL	BR1	BRANCH IF SO
F/B7:	60	202		RTS		
F/B9:		203	вм	ASL	A	DOUBLE RESULT-REG INDEX
F7BA:	OA	204	2,1	TAX		
F7BB:	AA DE OI	205		LDA	ROH, X	TEST FOR MINUS
F/BC:	B5 01			BMI	BR1	
F7BE:	30 E1	206		RTS		
F/C0:	60	207	D.7	ASL	A	DOUBLE RESULT-REG INDEX
F7C1:	OA	208	BZ	TAX		
17/02:	AA	209		LDA	ROL, X	TEST FOR ZERO
F7C3	B5 00	210		ORA	ROH, X	(BOTH BY(ES)
F7C5:	15 01	211			BR1	BRANCH IF SO
+7C7:	FO DS	212		BEQ RTS	DK 1	
F/C9:	60	213	DAIT		Δ	DOUBLE RESULT-REG INDEX
F7CA:	OA	214	BNZ	ASL	A	
F7CB:	AA	215		TAX	ROL, X	TEST FOR NONZERO
F/CC:	B5 00	216		LDA	KOLIA	1001101110110

A		* * 1	-	per per.	-	-
SWEET	16	1.41	ER	r h	EIE	h

			SWEETTO THIENLUETEN	
1:45 P.	M. , 10/3	3/1977		PAGE: 5
FYCE:	15 01	217	DRA ROH, X	(BOTH BY(ES)
F/00:	DO CF	218	ENE BR1	BRANCH IF SO
F/02:	60	219	RTS	
F/D3:	OA	220 BM1	ASL A	DOUBLE RESULT-REG INDEX
F/D4:	AA	221	TAX	
F705:	B5 00	222	LDA ROL, X	CHECK BOTH BYIES
1707:	35 01	223	AND ROH, X	FOR \$FF (MINUS 1)
F709:	49 FF	224	EOR #SFF	
F/DB:	FO C4	225	BEQ BR1	BRANCH IF SO
F 700:	60	226	RTS	
F/UC:	OA	227 BNM1	ASL A	DOUBLE RESULT-REG INDEX
F7DF:	AA	228	TAX	
17EO:	B5 00	229	LDA ROL, X	
F/E2:	35 01	230	ANU ROH, X	CHK BOTH BYTES FOR NO SFF
F7E4:	49 FF	231	EOR #SFF	
F7E6:	DO R3	232	BNE BR1	BRANCH IF NOT MINUS 1
F7E8:	60	233 NUL	RTS	
F/E9:	A2 18	234 RS	LDX #\$13	12*2 FOR R12 AS STK PNTR
F7EB:	20 66 F	7 235	JSR DCR	DECR STACK POINTER
F7EE:	A1 00	236	LDA (ROL, X)	POP HIGH RETURN ADR TO PC
F/FO:	85 1F	237	STA R15H	
F7F2:	20 66 F.	/ 238	JSR DCR	SAME FOR LOW-ORDER BYTE
F7F5:	A1 00	239	LDA (ROL, X)	
F7F7:	85 1E	240	STA R15L	
F7F9:	60	241	RTS	
FIFA:		5 242 RTN	JMP RTNZ	
* ***	**SUCCESS	SFUL ASSEMB	LY: NO ERRORS	

```
CROSS-REPERNOE: SWEETIS INTERPRETER
ADD
        F/36
                0094
BC:
        F7B0
                 0083
BIS
        F706
                0097
BM
        F7BA
                0007
BM1
         F/D3
                0093
              0001
BNC
        F 79F
BNC2
        FZAF
                0136
BNM1
         F7DE 0005
BNZ
        F/CA 0071
BP
        F7B3
                0005
         F79E 0079 0196
BR
        F7A1 0201 0206 0212 0218 0225 0232
BR1
BR2
        F7A6
                0188
BUTBL
        F6E4 0055
        F794
BS
                0101
BZ
         F/C1
                0089
               0100
CPR
        F771
        F766 0104 0135 0138 0153 0235 0238
F76C 0158
DCR
DCR2
INR
         F71F
                0102 0148 0152
INK2
        F725 0125
         F705
LU
               0078
       F726 0002 0145
LDAT
        F748 0086
F7E8 0103 0105 0106 0107
F6E3 0049
LUUAT
NI.II.
OPTBL
FOR
        F730
                0090
POUZ
        173A
                0134
        F743
                0156
PUP3
        F/34
                0098
POPD
       0001(2) 0065 0112 0113 0117 0118 0126 0131 0141 0147 0150 0159
ROII
                0167 0168 0169 0177 0178 0200 0205 0211 0217 0223 0230
         0000(Z) 0068 0109 0111 0115 0116 0120 0121 0124 0128 0129 0136
ROL
                 0139 0140 0146 0151 0154 0155 0157 0160 0164 0165 0166
                 0174 0175 0176 0210 0216 0222 0229 0236 0239
         001D(Z) 0044 0057 0123 0143 0172
1:14H
         001F(Z) 0028 0033 0054 0074 0183 0193 0194 0237
R15H
                0026 0031 0037 0042 0052 0063 0064 0067 0071 0072 0181
R15L
         001E
                0187 0190 0191 0240
RESTORE FF3F
                0062
        17E9
                0099
RS
        F7FA 0077
F6C7 0242
RIN
RTNZ
               0034
S16PAG
        00F7
SAVE
        IF4A
              0076
         F703
SET
        F6E2
               0073
SLT2
               0108
SETZ
        1.6CF
        F70E
ST
                0080
         F717
STAT
                0084 0149
      F719 0182 0184
STAT2
STATS
        F71D 0132
         F752
                0008
SILIAT
         F75C 0092
STPAT
        F76F
               0096
SUB
         F77D 0180
SUB2
SW16
        F689
SW16B
        F692 0030
        F698 0029
SHIAC
        F69E
               0032
SW16D
```

CHOOS REFERENCE. SMCETIS IN ERFRETER TOBR F6B9 0043 10BR2 F6BF 0053

A 6502

CODE RELOCATION

PROGRAM

for the

APPLE-II COMPUTER

S. Wozniak (WOZ) November 14, 1977

APPLE-II MACHINE CODE RELOCATION PROGRAM

Quite frequently I have encountered situations calling for relocation of machine language (not BASIC) programs on my 6502-based APPLE-II computer. Relocation means that the new version must run properly from different memory locations than the original.

Because of the relative branch instruction, certain small 6502 programs need simply be moved and not altered. Others require only minor hand modification, which is simplified on the APPLE-II by the built-in disassembler which pinpoints absolute memory reference instructions such as JMPs and JSRs. However, most of the situations which I have encountered involved rather lengthy programs containing multiple data segments interspersed with code. For example, I once spent over an hour to hand-relocate the 8K byte APPLE8II monitor and BASIC to run from RAM addresses and at least one error probably went by undetected. That relocation can now be accomplished in a couple minutes using the relocation program described herein.

The following situations call for program relocation:

- (1) Two programs which were written to run in identical locations must now reside and run in memory concurrently.
- (2) A program currently runs from ROM. In order to modify its operation experimentally, a version must be generated which runs from RAM (different addresses).
- (3) A program currently running in RAM must be converted to run from EPROM or ROM addresses.
- (4) A program currently running on a 16K machine must be relocated in order to run on a 4K machine. Furthermore, the relocation may have to be performed on the smaller machine.
- (5) Due to memory mapping differences, a program running on an APPLE-I (or other 6502 based) computer falls into unusable address space on an APPLE-II (or other) computer.
- (6) Due to operating system variable assignment differences either the page-zero or non-page-zero variable allocation for a specific program may have to be modified when moving the program from one make of computer to another.
- (7) A program exists as several chunks strewn about memory which must be combined in a single, contiguous block.

- (8) A program has outgrown the available memory space and must be relocated to a larger 'free' space.
- (9) A program insertion or deletion requires a chunk of the program to move a few bytes up or down.
- (10) On a whim, the user wishes to move a program.


PROGRAM MODEL

It is easy to visualize relocation as taking a program which resides and runs in a 'source block' of memory and creating a modified version in a 'destination block' which runs properly.

This model dictates that the relocation must be performed in an environment in which the program may in fact reside in both blocks. In many cases, the relocation is being performed because this is impossible. For example, a program written to begin at location \$400 on an APPLE-I (\$ stands for hex) falls in the APPLE-II screen memory range. It must be loaded elsewhere on the APPLE-II prior to relocation.

A more versatile program model is as follows. A program or section of a program <u>runs</u> in a memory range termed the 'source block' and <u>resides</u> in a range termed the 'source segments'. Thus a program written to run at location \$400 may reside at location \$800. The program is to be relocated so that it will <u>run</u> in a range termed the 'destination block' although it will <u>reside</u> in a range termed 'destination segments' (not necessarily the same). Thus a program may be relocated such that it will run from location \$D000 (a ROM address) yet reside beginning at location \$C00 prior to being saved on tape or used to burn EPROMs (obviously, the relocated program cannot immediately reside at locations reserved for ROM). In some cases the source and destination segments may overlap.

BLOCKS AND SEGMENTS EXAMPLE



SOURCE BLOCK: \$400-\$787 DEST BLOCK: \$D000-\$D387

SOURCE SEGMENTS: \$800-\$B87 DEST SEGMENTS: \$C00-\$F87

THE RELOCATION ALGORITHM

- (1) Set SOURCE PTR to beginning of source segment and DEST PTR to beginning of destination segment.
- (2) Copy 3 bytes from source segment (using SOURCE PTR) to temp INST area.
- (3) Determine instruciton length from opcode (1, 2, or 3 byte).
- (4) If two byte instruction with non-zero-page addressing mode (immediate or relative) then go to (7).
- (5) If two byte instruction then clear 3rd byte so address field is 0-255 (zero page).
- (6) If address field (2nd and 3rd bytes of INST area) falls within source block, then substitute

ADR - SOURCE BLOCK BEGIN + DEST BLOCK BEGIN


- (7) Move 'length' bytes from INST area to dest segment (using DEST PTR). Update SOURCE and DEST PTRs by length.
- (8) If SOURCE PTR is less than or equal to SOURCE SEGMENT END then goto (2), else done.

DATA SEGMENTS

The problem with relocating a large program all at once is that data (tables, text, etc.) may be interspersed throughout the code.

Thus data may be 'relocated' as though it were code or might cause some code not to be relocated due to boundary uncertainty introduced when the data takes on the multi-byte attribute of code. This problem is circumvented by considering the 'source segments' and 'destination segments' sections to contain both code and data segments.

CODE AND DATA SEGMENTS EXAMPLE



The source <u>code</u> segments are <u>relocated</u> to the 'destination segments' area and the source <u>data</u> segments are <u>moved</u>. Note that several commands will be necessary to accomplish the complete relocation.

- Load RELOC by hand or off tape into memory locations \$3A6-\$3FA.
 Note that locations \$3FB-\$3FF are not disturbed by tape load versions to insure that the APPLE-II interrupt vectors are not clobbered. The monitor user function Y^C (Control-Y) will now call RELOC as a subroutine at location \$3F8.
- 2. Load the source program into the 'source segments' area of memory if it is not already there. Note that this need not be where the program normally runs.
- 3. Specify the source and destination <u>block</u> parameters, remembering that the blocks are the locations that the program normally runs from, not the locations occupied by the source and destination segments during the relocation. If only a portion of a program is to be relocated then that portion alone is specified as the block.
 - * DEST BLOCK BEG < SOURCE BLOCK BEG . END YC *

Note that the syntax of this command closely resembles that of the MONITOR 'MOVE' command. The initial '*' is generated by the MONITOR, not typed by the user. 4. Move all data segments and relocate all code segments in sequential (increasing address) order.

First Segment (if CODE)

* DEST SEGMENT BEG < SOURCE SEGMENT BEG . END YC

First Segment (if DATA)

* DEST SEGMENT BEG < SOURCE SEGMENT BEG . END M

Subsequent segments (if CODE)

* . SOURCE SEGMENT END YC (Relocation)

Subsequent segments (if DATA)

* . SOURCE SEGMENT END M (Move)


Note that it is wise to prepare a list of segments (code and data) prior to relocation.

If the relocation is performed 'in place' (SOURCE and DEST SEGMENTS reside in identical locations) then the SOURCE SEGMENT BEG parameter may be ommitted from the first segment relocate (or move).

EXAMPLES

1. Straightforward Relocation

Program A resides and runs in locations \$800-\$97F. The relocated version will reside and run in locations \$A00-\$B7F.



SOURCE BLOCK \$800-\$97F
SOURCE SEGMENTS \$800-\$97F
D

DEST BLOCK \$A00-\$B7F
DEST SEGMENTS \$A00-\$B7F

- (a) Load RELOC
- (b) Define blocks
 - * A00 < 800 . 97F YC *
- (c) Relocate first segment (code).
 - * A00 < 800 . 88F YC

(d) Move and relocate subsequent segments in order.

- * . 8AF M (data)
- * , 90F Y^C (code)
- * . 93F M (data)
- * . 97F YC (code)

Note that step (d) illustrates abbreviated versions of the following commands:

- * A90 < 890 . 8AF M (data)
- * ABO < 8BO . 90F Y^C (code)
- * B10 < 910 . 93F M (data)
- * B40 < 940 . 97F YC (code)

2. Index into block

Assume that the program of example 1 uses an indexed reference into the data segment at \$890 as follows:

LDA 7BO, X

The X-REG is presumed to contain \$EO-\$FF. Because \$7BO is outside the source block, it will not be relocated. This may be handled in one of two ways.

- (a) The exception is fixed by hand, or
- (b) The block specifications begin one page lower than the addresses at which the original and relocated programs begin to account for all such 'early regerences'. In step (b) of example (1) change to:

Note that program references to the 'prior page' (in this case the \$7XX page) which are not intended to be relocated will be.

3. Immediate Address References

Assume that the program of example (1) has an immediate reference which is an address. For example,

LDA #\$3F

STA LOCO

LDA #\$08

STA LOC1

JMP (LOCO)

In this example, the LDA #\$08 will not be changed during relocation and the user will have to hand-modify it to \$0A.


4. User function (YC) programs

Relocating programs such as RELOC introduces another irregularity. Because RELOC uses the MONITOR user function command (Y^C) its entry point must remain fixed at \$3F8. The rest of RELOC may be relocated anywhere in memory (which is trivial since RELOC contains no absolute memory references other than the JMP at \$3F8). The user must leave the JMP at \$3F8 undisturbed or find some way other than Y^C to pass parameters.

5. Unusable block ranges

A program was written to run from locations \$400-\$78F on an APPLE-I. A version which will run in ROM locations \$D000-\$D38F must be generated. The source (and destination) segments may reside in locations \$800-\$B8F on the APPLE-II where relocation is performed.

SEGMENTS, SOURCE AND DEST



Runs from locations \$400-\$78F on APPLE-I but must be relocated to run from locations \$D000-\$D38F on the APPLE-II.

SOURCE BLOCK \$400-\$78F SOURCE SEGMENTS \$800-\$B8F DEST BLOCK \$D000-\$D38F DEST SEGMENTS \$800-\$B8F

- (a) Load RELOC
- (b) Load original program into locations \$800-\$B8F (despite the fact that it doesn't run there).
- (c) Specify block parameters (i.e. where the original and relocated versions will run)

* D000 < 400 . 78F YC *

(d) Move and relocate all segments in order.

* 800 < 800 . 97F YC (first segment, code)

* . 9FF M (data)

* BRF YC (code)

Note that because the relocation is done 'in place' the SOURCE SEGMENT BEG parameter is the same as the DEST SEGMENT BEG parameter (\$800) and need not be specified. The initial segment relocation command may be abbreviated as follows:

* 800 < . 97F YC

The program of example (1) need not be relocated but the page zero variable allocation is from \$30 to \$3F. Because these locations are reserved for the APPLE-II system monitor, the allocation must be changed to locations \$80-\$8F. The source and destination blocks are thus not the program but rather the variable area.


SOURCE BLOCK \$20-\$2F SOURCE SEGMENTS \$800-\$97F DEST SEGMENTS \$800-\$97F

DEST BLOCK \$80-\$8F

- (a) Load RELOC
- (b) Define blocks
 - * 80 < 20.2F YC *
- (c) Relocate code segments and move data segments in place.
 - * 800 < .88F YC (code)
 - * . 8AF M (data)
 - * . 90F YC (code)
 - * . 93F M (data)
 - * . 97F YC (code)

7. Split blocks with cross-referencing

Program A resides and runs in locations \$800-\$8A6. Program B resides and runs in locations \$900-\$9F1. A single, contiguous program is to be generated by moving program B so that it immediately follows program A. Each of the programs contains memory references within the other. It is assumed that the programs contain no data segments.



SOURCE BLOCK \$900-\$9F1 DEST BLOCK \$8A7-\$998

SOURCE SEGMENTS \$800-\$8A6 (A) DEST SEGMENTS \$800-\$8A6 (A)

\$900-\$9F1 (B) \$8A7-\$998 (B)

- (a) Load RELOC
- (b) Define blocks (program B only)


* 8A7 < 900 . 9F1 YC *

(c) Relocate each of the two programs individually. Program A must be relocated even though it does not move.

Note that any data segments within the two programs would necessitate additional relocation and move commands.

8. Code deletion.

4 bytes of code are to be removed from within a program and the program is to contract accordingly.



SOURCE BLOCK \$8C4-\$97F

DEST BLOCK \$8CO-\$97B

SOURCE SEGMENTS \$800-\$88F (code)

\$890-\$8AF (data)

\$890-\$8AF (data)

\$880-\$8BF (code)

\$8B0-\$8BF (code) \$8B0-\$8BF (code) \$8C0-\$90B (code)

\$910-\$93F (data) \$90C-\$93B (data) \$93C-\$97B (code)

\$940-\$97F (code) \$930

- (a) Load RELOC
- (b) Define blocks

(c) Relocate code segments and move data segments in ascending address sequence.

- * . 8AF M (data)
- * . 8BF YC (code)
- * 8C0 < 8C4 . 90F Y^C (code, not 'in place')
- * . 93F M (data)
- * . 97F Y^C (code)

(d) Relative branches crossing the deletion boundary will be incorrect since the relocation process does not modify them (only zero-page and absolute memory references). The user must patch these by hand. 9. Relocating the APPLE-II monitor (\$F800-\$FFFF) to run in RAM (\$800-\$FFF)

SOURCE BLOCK \$F700-\$FFFF DEST BLOCK \$700-\$FFF (see example (2))

SOURCE SEGMENTS \$F800-\$F961 (code) DEST SEGMENTS \$800-\$961 (code)

\$F962-\$F442 (data) \$962-\$A42 (data)

\$F962-\$FA42 (data) \$962-\$A42 (data) \$962-\$A42 (data) \$FA43-\$FB18 (code) \$A43-B18 (code)

\$FB19-\$FB1D (data) \$B19-\$B1D (data)

\$FB1E-\$FFCB (code) \$B1E-\$FCB (code)

\$FFCC-\$FFFF (data) \$FCC-\$FFF (data)

IMMEDIATE ADDRESS REFS (see example (3))

\$FFBF

\$FEA8

(more if not relocating to page boundary)

- (a) Load RELOC
- (b) Block parameters

* 700 < F700 . FFFF Y^C *

(c) Segments

* 800 < F800 . F961 Y^C (first segment, code)

* FA42 M (data)

* . FB18 Y^C (code)

* FBID M (data)

* . FFCB YC (code)

* . FFFF M (data)

(c) Immediate address references

* FBF : E (was \$FE)

* EA8 : E (was \$FE)

OTHER 6502 SYSTEMS

The following details illustrate features specific to the APPLE-II which are used by RELOC. If adapted to other systems, the convenient and flexible parameter passing capability of the APPLE-II monitor may be sacrificed.

- 1. The APPLE-II monitor command
 - * A_4 < A_1 . A_2 Y^C (A_1 , A_2 , and A_4 are addresses) vectors to location \$3F8 with the value A_1 in locations \$3C (low and \$3D (high), A_2 in locations \$3E (low) and \$3F (high), and A_4 in locations \$42 (low) and \$43 (high). Location \$34 (YSAV) holds an index to the next character of the command buffer (after the Y^C). The command buffer (IN) begins at \$200.
- 2. If Y^C is followed by an '*' then the block parameters are simply preserved as follows:

I	Paramet	er	Prese	rved at	SWEET16 Reg Name
DEST	BLOCK	BEG	\$8,	\$9	TOBEG
SOURCE	BLOCK	BEG	\$2,	\$3	FRMBEG
SOURCE	BLOCK	END	\$4,	\$5	FRMEND

3. If Y^C is not followed by and '*' then a segment relocation is initiated at RELOC2 (\$3BB). Throughout, A1 (\$3C, \$3D) is the source segment pointer and A4 (\$42, \$43) is the destination segment pointer.

4. INSDS2 is an APPLE-II monitor subroutine which determines the length of a 6502 instruction in the variable LENGTH (location \$2F) given the opcode in the A-REG.

Instruction type	LENGTH
Invalid	0
1 byte	0
2 byte	1
3 byte	2

- 5. The code from XLATE to SW16RT (\$3D9-\$3E6) uses the APPLE-II 16-bit interpretive machine, SWEET16. The target address of the 6502 instruction being relocated (locations \$C low and \$D high) occupies the SWEET16 register named ADR. If ADR is between FRMBEG and FRMEND (inclusive) then it is replaced by ADR FRMBEG + TOBEG.
- 6. NXTA4 is and APPLE-II monitor subroutine which increments A1 (source segment index) and A4 (destination segment index).

 If A1 exceeds A2 (source segment end) then the carry is set, otherwise it is cleared.

				650	RELOCATION SUBRE	JUTINE
	4:36	P.M	11/10/1977			
		200000	1	TITL	E '6502 RELOCATIO	N SUBROUTINE'
			2	****	**********	***
			3	*		*
			4	*	5502 RELOCATION	*
			5	k	SUBROUTINE	*
			6	*		*
			6 7	* 1	DEFINE BLOCKS	*
			8	*	*A4 <a1.a2 td="" ~y<=""><td>*</td></a1.a2>	*
			9	*	(Y IS CRTL-Y)	*
			10	*		*
			11	* 2	FIRST SEG	*
			12	*	*A4 <a1.a2 ^y<="" td=""><td>*</td></a1.a2>	*
				#	(IF CODE)	*
1			14	k		*
			15	*	*A4 <a1.a2 m<="" td=""><td>*</td></a1.a2>	*
				k	(IF MOVE)	*
)			17	*	•	*
				* 3	. SUBSEQUENT SEGS	*
			19	*	*.A2 Y OR *.A2	
)			20	*		*
			21	*	WOZ 11-10-77	*
				* AP	PLE COMPUTER INC.	*
1			23	*		*
			24	****	*********	***
			25		PAGE	
			23			

0

4:36 P.M., 11/10/1977 RELOCATION SUBR EQUATES
SUBTTL RELOCATION SUBR EQUATES SWEET16 REG 1. R1L EPZ \$2 27 3-BYTE INST FIELD. EPZ \$B EPZ \$2F 28 INST EPZ \$B 3-BYTE INST FIELD.
29 LENGTH EPZ \$2F LENGTH CODE.
30 YSAV EPZ \$34 CMND BUF POINTER.
31 AlL EPZ \$3C APPLE-II MON PARAM AREA.
32 A4L EPZ \$42 APPLE-II MON PARAM REG 4.
33 IN EQU \$200 MON CMND BUF.
34 SW16 EQU \$7689 SWEET16 ENTRY.
35 INSDS2 EQU \$788E DISASSEMBLER ENTRY.
36 NXTA4 EQU \$7CB4 POINTER INCR SUBR.
37 FRMBEG EPZ \$1 SOURCE BLOCK BEGIN.
38 FRMEND EPZ \$2 SOURCE BLOCK BEGIN.
39 TOBEG EPZ \$4 DEST BLOCK BEGIN.
40 ADR EPZ \$6 ADR PART OF INST. 28 INST LENGTH CODE. PAGE 41

4:36 P.M., 11/10/1977 42		. 1	1 /1	0/10		LLOCKII	on bounder	PAGE: 3
03A6: A4 34 44 RELOC LDY YSAV CMND BUF POINTER. 03AB: C9 AA 46 CMP \$\$AA 11N,Y \$\$1.7? 03AB: C9 AA 46 CMP \$\$AA 15.7? 03BA: C8 34 CMP LDX \$\$7 03BA: C8 34 CMP LDX \$\$7 03BA: C9 AA 46 CMP LDX \$\$7 03BA: C9 AA 46 CMP \$\$AA 15.7 CMP LOX \$\$7 03BA: C9 AA 46 CMP LDX \$\$7 03BB: A2 07 49 LDX \$\$7 03BB: B5 3C 50 INIT LDA A1L,X \$\$7 03BB: B5 3C 50 INIT LDA A1L,X \$\$700 MOVE BLOCK PARAMS \$\$700 MAREA TO SW16 AREA TO	4:36 P	.m.,	11/1	42	SUBTTL	6502 RE	LOCATION S	UBROUTINE
03A6: A4 34 44 RELOC LDY YSAV CMND BUF POINTER. 03AB: B9 00 02 45 LDA IN,Y NEXT CMND CHAR. 03AB: B9 00 02 45 CMP #\$AA 03AD: D0 0C 47 BNE RELOC2 03AF: E6 34 48 INC YSAV ADVANCE POINTER. 03B1: A2 07 49 LDX #\$7 03B3: B5 3C 50 INIT LDA ALL,X #\$7 03B5: 95 02 51 DEX STA RIL,X AREA TO SW16 AREA. 03B1: A2 07 49 LDX #\$7 03B5: 95 02 51 DEX STA RIL,X AREA TO SW16 AREA. 03B8: 10 F9 53 RELOC2 LDY #\$2 03B8: A0 02 55 RELOC2 LDY #\$2 03BB: B1 3C 56 GETINS LDA (ALL),Y SW16 AREA. 03BF: 99 0B 00 57 03C2: 88 BPL GETINS LDA (ALL),Y SW16 AREA. 03C2: 88 BPL GETINS LDA (ALL),Y SW16 AREA. 03C3: 10 F8 59 DEY 03C3: 10 F8 59 DEY 03C3: 20 8E F8 60 JSR INST,Y SW16 AREA. 03C0: A5 0B 64 LDA INST 03C0: A5 0B 64 LDA INST 03D1: F0 14 66 BES STINST 03D1: F0 14 66 BES STINST 03D1: F0 16 69 STA STA INST+2 03D2: 20 89 F6 70 XLATE JSR SW16 THE OLEAR HDYE. 03D3: 20 89 F6 70 XLATE JSR SW16 THE OLEAR HDYE. 03D3: 20 89 F6 70 XLATE JSR SW16 AREA 03D3: 20 80 F7 6 SW16RT STA INST+2 03D0: 26 74 LD FRMEND GR ABBE STINST 03E0: 20 02 76 BES SW16RT SUBSTINST SUBSTITE AP-SOURCE BEG-BEG-BEG-BEG-BEG-BEG-BEG-BEG-BEG-BEG-					500111			
DAB B9 00 02 45 CMP \$5AA 1 1 1 1 1 1 1 1 1	0386.	24 2	4		RELOC	300000000000000000000000000000000000000		CMND BUF POINTER.
03AB: C9 AA 46 03AD: D0 OC 47 03AF: E6 34 48 03AF: E6 34 48 1NC YSAV 03BI: A2 07 03B1: A2 07 03B3: B5 3C 03B5: 95 02 02 03B7: CA 03B8: 10 F9 03B8: B5 3C 03B8: 10 F9 03B8: B1 03B8: A0 02	03A6:	BO 00	0 02		KELIOC			NEXT CMND CHAR.
O3AD: D0 OC 47	03AB:	CO N	0 02					
O3AF:	O JAB:	DO 00	-					NO, RELOC CODE SEG.
0381: A2 07 49 0383: B5 3C 50 0385: P5 02 51 0385: P5 02 51 0387: CA 0388: 10 F9 53 038A: 60 038A: 60 038B: A0 02 55 03BA: B1 3C 03BB: A0 02 55 03BB: A0 02 55 03BB: A0 02 55 03BB: A0 02 56 03BB: B1 3C 03BB: B1 3C 03BB: A0 02 55 03BB: A0 02 56 03BB: A0 02 57 03C2: B8 03C3: 10 F8 03C3: 10 F8 03C3: 10 F8 03C3: 10 F8 03C4: CA 03C5: 20 BE F8 01 CB 03C5: 20 BE F8 01 CB 03C6: A5 0B 04 CB 03C6: A5 0B 04 CB 03C7: A5 0B 05 CB 05	U 3AD:	DO 00	4					ADVANCE POINTER.
OBBS B5 3C ST STA R1L, X MOVE BLOCK PARAMS	USAF:	FO 3.	2	Array Call				
03B5: 95 02 51 DEX DEX AREA TO SW16 AREA TO	03B1:	A2 U	1		TNITT			MOVE BLOCK PARAMS
OBF: CA	03B3:	B5 30	2	50	INII			FROM APPLE-II MON
0388: 00 59 53 RELOC2 LDY \$\$ SOURCE END, R4=DEST BEG 038B: A0 02 55 RELOC2 LDY \$\$ \$\$ COPY 3 BYTES TO 03BF: 99 0B 00 57 STA INST,Y SW16 AREA. 03C1: 88 58 BPL STA INST,Y SW16 AREA. 03C2: 88 58 BPL STA INST,Y SW16 AREA. 03C3: 10 F8 59 BPL GETINS 03C3: 10 F8 60 JSR INSDS2 CALCULATE LENGTH OF 03C3: A6 2F 61 DEX 03C6: CA 62 DEX 03C7: 29 0D 65 BNE XLATE 2=3 BYTE. 03C8: A5 0B 64 AND \$\$ SOURCE END, R4=DEST BEG 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A5 0B 64 AND \$\$ SOURCE END, R4=DEST BEG 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH STA LDX LENGTH BYTE. 03C8: A6 2F 61 LDX LENGTH SUBSTITUTE ADR-SOURCE BEG-DEST SEGMENT UPDATE 03C8: A6 2F 85 LENGTH LENGTH SOURCE LENGTH BYTES 03C8: A6 2F 85 LENGTH LENGTH SOURCE SEGEND. 03C8: A6 2F 85 LENGTH SOURCE SEGEND. 03C8: A6 2F 85 LENGTH SOURCE SEGEND. 03C8: A6 2F 85 LENGTH SUBSTITUTE SOURCE SEGEND. 03C8: A6 2F 85 LENGTH SOURCE SEGE	0385:	95 0.	4					AREA TO SW16 AREA.
OBAR 60								R1=SOURCE BEG, R2=
038B: A0 02 55 RELOC2 LDY #\$2 03BD: B1 3C 56 GETINS LDA (A1L),Y SW16 AREA. 03BF: 99 08 00 57 03C2: 88 58 DEY 03C3: 10 F8 59 BPL GETINS 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C9: A5 0B 64 LDA INST 03C9: A5 0B 64 LDA INST 03C9: A5 0B 64 LDA INST 03D1: F0 14 66 BEQ STINST 03D3: 29 0B 67 AND #\$8 03D3: 29 0B 67 AND #\$8 03D3: 29 0B 67 AND #\$8 03D7: 85 0D 69 STA INST+2 03D5: D0 10 68 BNE STINST 03D6: A5 0B 69 STA INST+2 03D7: B5 0D 69 STA INST+2 03D8: C2 CALCULATE LENGTH OP 1NST FROM OPCODE. 1NST FROM OPCODE. 0=1 BYTE, 1=2 BYTE, 0=		10000	9					SOURCE END, R4=DEST BEG
03BB: B1 3C 56 GETINS LDA (All),Y SW16 AREA. 03BB: 99 0B 00 57 STA INST,Y SW16 AREA. 03C1: 88 58 BPL GETINS 03C2: 88 59 OBY 03C3: 10 F8 59 OBY 03C5: 20 8E F8 60 JSR INSDS2 03C6: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: A6 2F 61 LDX LENGTH INST FROM OPCODE. 03C8: D0 0C 63 BNE XLATE 2=3 BYTE. 03C7: 29 0D 65 AND #\$D WEED OUT NON-ZERO-PAGE 03C7: 29 0D 65 BEQ STINST 2 BYTE INSTS (IMM). 03D3: 29 08 667 AND #\$S IF ZERO PAGE ADR 03D3: D0 10 68 BNE STINST 2 BYTE INSTS (IMM). 03D3: 29 08 667 AND #\$S IF ZERO PAGE ADR 03D5: D0 10 68 BNE STINST 2 BYTE INSTS (IMM). 03D3: 29 08 667 AND #\$S IF ZERO PAGE ADR 03D5: D0 10 68 BNE STINST 2 BYTE INSTS (IMM). 03D7: 85 0D 69 STA INST+2 03D0: D6 FREED OUT NON-ZERO-PAGE 03D1: D6 FREED OUT NON-ZERO-PAGE 03D2: C1 FREED OUT NON-ZERO-PAGE 03D3: D1 FO 14 66 BNE STINST 2 BYTE INSTS (IMM). 03D3: D1 FO 14 66 BNE STINST 2 BYTE INSTS (IMM). 03D3: D2 O TO TO TO TO THE PAGE OF ADR 03D2: D2 O TO T					DDI 003			
O3BF: 99 0B 00 57 STA INST,Y SW16 AREA.	03BB:	A0 0	2	55	RELUCZ			COPY 3 BYTES TO
03C1: 99 08 05 37 05 05 07 05 05 05 05 05 05 05 05 05 05 05 05 05	03BD:	B1 30	C	56	GETINS			
03C2: 10 F8 59			B 00	57				
03C5: 20 8E F8 60 03C8: A6 2F 61 03C8: A7 1NST 2 03C8: A7 1N	03C2:	88				1 T T T T T T T T T T T T T T T T T T T		
03CS: 20 08 P 60 0 C	03C3:	10 F	8					CALCULATE LENGTH OF
03CB: 03CB: D0 0C 63 03CD: A5 0B 64 03CD: A5 0B 64 03CD: 29 0D 65 03D1: P0 14 66 03D3: 29 08 67 03D5: D0 10 68 03D7: 85 0D 69 03D9: 20 89 F6 70 XLATE	03C5:	20 81	E F8	60				INST FROM OPCODE.
03CA: D0 0C 63 BNE XLATE 2=3 BYTE. 03CB: D0 0C 63 BNE XLATE 2=3 BYTE. 03CB: D0 0C 63 BNE XLATE 2=3 BYTE. 03CB: D0 0C 63 BNE XLATE 1NST 2D	03C8:	A6 21	F					0-1 PVMP 1=2 RVTE.
03CB: D0 OC 63 03CD: A5 OB 64 03CF: 29 0D 65 03D1: F0 14 66 03D3: 29 08 67 03D5: D0 10 68 03D7: 85 0D 69 03D9: 20 89 F6 70 03D0: D6 03E0: D2 03E0:	03CA:	CA				200		2-3 BVTP
03CF: 29 0D 65 03D1: F0 14 66 03D3: 29 08 67 03D5: D0 10 68 03D7: 85 0D 69 03D9: 20 89 F6 70 03DC: 22 03DC: 22 03DD: D6 03E0: 26 03E1: B1 03E2: 02 02 03E3: 36 03E5: 36 03E6: 00 03E5: 36 03E6: 00 03E7: A2 00 03E7: A2 00 03E8: 91 42 03E	03CB:	DO 00	C					2-3 5111.
03CF: 29 0D 65 03D1: F0 14 66 03D3: 29 08 67 03D5: D0 10 68 03D7: 85 0D 69 03D9: 20 89 F6 70 03D5: D0 10 03DC: 22 03DD: D6 03DC: 22 03DD: D6 03DC: 02 06 03DC: 02 06 03DC: 26 03DC: 26 03EC: 02 02 03EC: 02 02 03EC: 02 02 03EC: 02 02 03EC: 03E	03CD:	A5 0	В	64				MEED OUR NON-ZERO-PAGE
03D1: F0 14 66 03D3: 29 08 67 03D5: D0 10 68 03D7: 85 0D 69 03D9: 20 89 F6 70 XLATE JSR SW16 03DC: 22 71 LD FRMEND 03DE: D6 72 CPR ADR 03DE: 02 06 73 BNC SW16RT 03E2: 02 02 76 BNC SW16RT 03E2: 02 02 76 BNC SW16RT 03E4: A4 77 ADD TOBEG 03E5: 36 78 ST ADR 03E6: 00 79 SW16RT RTN 03E7: A2 00 80 STINST LDX \$\$0 03E8: 91 42 82 STA	03CF:	29 0	D	65				D DAME INCLE (IMM)
03D3: 29 08 67 03D5: D0 10 68 03D7: 85 0D 69 03D9: 20 89 F6 70 XLATE JSR SW16 03DC: 22 71 03DD: D6 72 CPR ADR SW16RT 03E0: 26 74 LD ADR SUBSTITUTE ADR- 03E1: B1 75 SUB FRMBEG 03E2: 02 02 76 BNC SW16RT 03E4: A4 77 ADD TOBEG 03E5: 36 78 ST ADR 03E6: 00 79 SW16RT RTN 03E6: 00 79 SW16RT RTN 03E7: A2 00 80 STINST LDX \$\$0 03E9: B5 0B 81 STINS2 LDA INST, X 03E9: B5 0B 81 STINS2 LDA INST, X 03EB: 91 42 82 STA (A4L), Y COPY LENGTH BYTES 03E1: C6 2F 85 DEC LENGTH SOURCE, DEST SEGMENT. 03F1: C6 2F 85 BPL STINS2 BPL STINS2 03F7: 60 88 03F7: 60 88 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.	03D1:	FO 1	4	66				Z BITE INDIS (ITM)*
03D5: D0 10 68 STA INST 11 INST 2	03D3:	29 0	8	67				THE ZERO PAGE ADA
03D7: 85 0D 69 03D9: 20 89 F6 70 XLATE JSR SW16 03DC: 22 71 LD FRMEND 03DD: D6 72 CPR ADR (FRM) BLOCK THEN 03DD: D6 72 BNC SW16RT SUBSTITUTE ADR- 03E0: 26 74 LD ADR SUBSTITUTE ADR- 03E1: B1 75 SUB FRMENG 03E2: 02 02 76 BNC SW16RT 03E4: A4 77 ADD TOBEG 03E5: 36 78 ST ADR 03E6: 00 79 SW16RT RTN 03E7: A2 00 80 STINST LDX \$\$0 03E9: B5 0B 81 STINS2 LDA INST, X 03E8: 91 42 82 STA (A4L),Y 03EB: 91 42 82 STA (A4L),Y 03EB: 20 B4 FC 84 DEC LENGTH 03F1: C6 2F 85 BPL STINS2 03F3: 10 F4 86 BC RELOC2 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.	03D5:	D0 1	0	68				THEN CLEAR HIGH DITE.
03D9: 20 89 F6 70 XLATE	03D7:	85 0	D					TE AND OR SERO DACE
03DC: 22 71 CPR ADR (FRMEND (FRM) BLOCK THEN SUBSTITUTE ADR- 03DC: 02 06 73 BNC SW16RT SUBSTITUTE ADR- 03E0: 26 74 LD ADR SUBSTITUTE ADR- 03E1: B1 75 SUB FRMBEG 03E2: 02 02 76 BNC SW16RT 03E4: A4 77 ADD TOBEG 03E5: 36 78 ST ADR 03E6: 00 79 SW16RT RTN 03E7: A2 00 80 STINST LDX \$\$0 03E9: B5 0B 81 STINS2 LDA INST, X 03EB: 91 42 82 STA (A4L), Y COPY LENGTH BYTES 03EB: 91 42 82 STA (A4L), Y COPY LENGTH BYTES 03E1: C6 2F 85 DEC LENGTH SW16ARA TO DEST SEGMENT 03F1: C6 2F 85 BPL STINS2 SOURCE, DEST SEGMENT 03F3: 10 F4 86 BCC RELOC2 POINTERS. LOOP IF NOT 03F7: 60 88 ORG \$3F8 03E8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.		20 8	9 F6	5 70	XLATE			IF ADR OF ZERO PAGE
03DD: D6 72 CPR ADR SUBSTITUTE ADR- 03DD: 02 06 73 BNC SW16RT SUBSTITUTE ADR- 03E0: 26 74 LD ADR SOURCE BEG+DEST BEG. 03E1: B1 75 SUB FRMBEG 03E2: 02 02 76 BNC SW16RT 03E4: A4 77 ADD TOBEG 03E5: 36 78 ST ADR 03E6: 00 79 SW16RT RTN 03E7: A2 00 80 STINST LDX \$\$0 03E9: B5 0B 81 STINS2 LDA INST,X 03EB: 91 42 82 STA (A4L),Y COPY LENGTH BYTES 03EB: 91 42 82 STA (A4L),Y SW16 AREA TO 03E1: C6 2F 85 BPL STINS2 SOURCE, DEST SEGMENT 03F1: C6 2F 85 BPL STINS2 SOURCE, DEST SEGMENT 03F3: 10 F4 86 BCC RELOC2 POINTERS. LOOP IF NOT 03F7: 60 88 ORG \$3F8 03E8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.								OR ABS IS IN SOURCE
03DE: 02 06 73 03E0: 26 74 03E1: B1 75 03E2: 02 02 76 03E4: A4 77 03E5: 36 78 03E6: 00 79 SW16RT RTN 03E7: A2 00 80 STINST LDX \$\$0 03E9: B5 0B 81 STINS2 LDA INST, X 03EB: 91 42 82 03EB: 91 42 82 03EB: 20 B4 FC 84 03F1: C6 2F 85 03F3: 10 F4 86 03F5: 90 C4 87 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.		D6		72				(FRM) BLOCK THEN
03E0: 26 74 LD ADR SOURCE BEGIDEST BEG. 03E1: B1 75 SUB FRMBEG 03E2: 02 02 76 BNC SW16RT 03E4: A4 77 ADD TOBEG 03E5: 36 78 ST ADR 03E6: 00 79 SW16RT RTN 03E7: A2 00 80 STINST LDX \$\$0 03E9: B5 0B 81 STINS2 LDA INST, X 03EB: 91 42 82 STA (A4L), Y COPY LENGTH BYTES 03EB: 91 42 82 STA (A4L), Y COPY LENGTH BYTES 03ED: E8 83 INX 03EE: 20 B4 FC 84 DEC LENGTH SW16 AREA TO 03F1: C6 2F 85 BPL STINS2 SOURCE, DEST SEGMENT 03F3: 10 F4 86 BC RELOC2 POINTERS. LOOP IF NOT 03F7: 60 88 ORG \$3F8 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.		02 0	6	73		BNC	SW16RT	SUBSTITUTE ADR-
03E1: B1 75 SUB FRMBEG 03E2: 02 02 76 BNC SW16RT 03E4: A4 77 ADD TOBEG 03E5: 36 78 ST ADR 03E6: 00 79 SW16RT RTN 03E7: A2 00 80 STINST LDX #\$0 03E9: B5 0B 81 STINS2 LDA INST,X 03EB: 91 42 82 STA (A4L),Y COPY LENGTH BYTES 03ED: E8 83 INX 03EE: 20 B4 FC 84 DEC LENGTH SW16AREA TO 03F1: C6 2F 85 BPL STINS2 SOURCE, DEST SEGMENT 03F3: 10 F4 86 BC RELOC2 POINTERS. LOOP IF NOT 03F7: 60 88 ORG \$3F8 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.								SOURCE BEG+DEST BEG.
03E2: 02 02 76 03E4: A4 77 03E5: 36 78 03E6: 00 79 SW16RT RTN 03E7: A2 00 80 STINST LDX #\$0 03E9: B5 0B 81 STINS2 LDA INST,X 03EB: 91 42 82 03ED: E8 83 03EE: 20 B4 FC 84 03F1: C6 2F 85 03F3: 10 F4 86 03F5: 90 C4 87 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.				75		SUB		
03E4: A4 77 ADD TOBEG 03E5: 36 78 ST ADR 03E6: 00 79 SW16RT RTN 03E7: A2 00 80 STINST LDX #\$0 03E9: B5 0B 81 STINS2 LDA INST, X 03EB: 91 42 82 STA (A4L), Y COPY LENGTH BYTES 03ED: E8 83 JSR NXTA4 SW16 AREA TO 03F1: C6 2F 85 DEC LENGTH SYTES 03F3: 10 F4 86 DEC LENGTH SYTES 03F5: 90 C4 87 BCC RELOC2 POINTERS. LOOP IF NOT 03F7: 60 88 ORG \$3F8 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.			2	76		BNC		
03E5: 36				77		ADD	TOBEG	
03E6: 00 79 SW16RT RTN 03E7: A2 00 80 STINST LDX #\$0 03E9: B5 0B 81 STINS2 LDA INST,X 03EB: 91 42 82 STA (A4L),Y COPY LENGTH BYTES 03ED: E8 83 INX OF INST FROM 03EE: 20 B4 FC 84 DEC LENGTH DEST SEGMENT. UPDATE 03F1: C6 2F 85 BPL STINS2 SURCE, DEST SEGMENT 03F3: 10 F4 86 BCC RELOC2 POINTERS. LOOP IF NOT 03F7: 60 88 ORG \$3F8 03E8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.						ST	ADR	
03E7: A2 00 80 STINST LDX #\$0 03E9: B5 0B 81 STINS2 LDA INST,X 03EB: 91 42 82 STA (A4L),Y COPY LENGTH BYTES 03ED: E8 83 JNX 03EE: 20 B4 FC 84 DEC LENGTH SW16 AREA TO 03F1: C6 2F 85 DEC LENGTH SOURCE, DEST SEGMENT 03F3: 10 F4 86 BPL STINS2 SOURCE, DEST SEGMENT 03F5: 90 C4 87 BCC RELOC2 POINTERS. LOOP IF NOT 03F7: 60 88 ORG \$3F8 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.					SW16RT	RTN		
03E9: B5 0B 81 STINS2 LDA INST,X 03E9: B5 0B 81 STINS2 STA (A4L),Y 03EB: 91 42 82 STA (A4L),Y 03ED: E8 83 INX 03EE: 20 B4 FC 84 DEC LENGTH SW16 AREA TO 03F1: C6 2F 85 DEC LENGTH DEST SEGMENT. UPDATE 03F3: 10 F4 86 BPL STINS2 SOURCE, DEST SEGMENT 03F5: 90 C4 87 BCC RELOC2 POINTERS. LOOP IF NOT 03F7: 60 88 ORG \$3F8 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.			0			LDX		
03EB: 91 42 82 STA (A4L),Y COPY LENGTH BYTES 03ED: E8 83 INX 03EE: 20 B4 FC 84 JSR NXTA4 SW16 AREA TO 03F1: C6 2F 85 DEC LENGTH DEST SEGMENT. UPDATE 03F3: 10 F4 86 BPL STINS2 SOURCE, DEST SEGMENT 03F5: 90 C4 87 BCC RELOC2 POINTERS. LOOP IF NOT 03F7: 60 88 RTS DORG \$3F8 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.				2000	STINS2	LDA	INST, X	
03ED: E8 83 JSR NXTA4 SW16 AREA TO 03EE: 20 B4 FC 84 DEC LENGTH DEST SEGMENT. UPDATE 03F1: C6 2F 85 DEC LENGTH SOURCE, DEST SEGMENT 03F3: 10 F4 86 BPL STINS2 SOURCE, DEST SEGMENT 03F5: 90 C4 87 BCC RELOC2 POINTERS. LOOP IF NOT 03F7: 60 88 RTS DRG \$3F8 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.						STA		
03EE: 20 B4 FC 84 03FB: 20 B4 FC 84 03FB: 20 B4 FC 84 DEC LENGTH DEST SEGMENT. UPDATE DEST SEGMENT DEST SEGMENT SOURCE, DEST SEGMENT POINTERS. LOOP IF NOT BEYOND SOURCE SEG END. 03FB: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.			-	100				
03F1: C6 2F 85 03F3: 10 F4 86 03F5: 90 C4 87 03F7: 60 88 03F8: 4C A6 03 90 USRLOC DEC LENGTH DEST SEGMENT. UPDATE SOURCE, DEST SEGMENT POINTERS. LOOP IF NOT BEYOND SOURCE SEG END. 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.			4 F					SW16 AREA TO
03F1: C6 2F 03F3: 10 F4 86 03F5: 90 C4 87 03F7: 60 88 00RG \$3F8 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.	OBEE:							DEST SEGMENT. UPDATE
03F3: 10 F4 60 87 BCC RELOC2 POINTERS. LOOP IF NOT BEYOND SOURCE SEG END. 03F7: 60 88 ORG \$3F8 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.		10 5	A					SOURCE, DEST SEGMENT
03F5: 90 C4 67 88 RTS BEYOND SOURCE SEG END. 03F7: 60 88 ORG \$3F8 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.		10 1	4					POINTERS. LOOP IF NOT
03F7: 89 ORG \$3F8 03F8: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.			4					BEYOND SOURCE SEG END.
03FR: 4C A6 03 90 USRLOC JMP RELOC ENTRY FROM MONITOR.	03F7:	60						
USER: AC AD US 90 USKLOC OIL INDEED								ENTRY FROM MONITOR.
********SUCCESSION ASSEMBLI: NO DIMOND	03F8:	4C A	0 0	3 90	ACCEMPT V.			
	****	***500	CLS	SLAP	Washingti:	HO LINI		

CROSS-REF	ERNCE: 003C 0042		ELOCAT 0056	rion	SUBROUTINE
A4L ADR	0006		0074	0078	
FRMBEG	0000	0075	00/4	0070	
FRMEND	0002	0071			
GETINS	03BD	0059			
IN	0200	0035			
INIT	0200 03B3	0043			
Control of the Contro					
INSDS 2	F88E	0060	0064	0069	0081
INST	000B 002F	0061	0085	0009	0001
LENGTH NXTA4	FCB4	0084	0005		
RIL	0002	0051			
RELOC	03A6	0090			
RELOC 2	03BB	0047	0087		
STINS2	03E9	0086	0007		
STINST	03E7	0066	0068		
SW16	F689	0070			
SW16RT	03E6	0073	0076		
TOBEG	0004	0077	0070		
USRLOC	03F8				
XLATE	03D9	0063			
YSAV	0034		0048		
FILE:					

RENUMBERING AND APPENDING

BASIC PROGRAMS

on the

APPLE-II COMPUTER

S. Wozniak (WOZ) November 15, 1977

RENUMBERING AND APPENDING APPLE-II BASIC PROGRAMS

The answer to the question "what do 5, 11, 36, 150, 201, and 588 have in common?" is given as "adjacent rooms in the Warsaw Hilton"1 but might just as well be "adjacent line numbers in my last BASIC program." The laws of entropy insure that the line numbers of a debugged and operational BASIC program give the appearance of having been selected by a KENO machine.* Many a time I have spent an extra hour to retype a finished program while spacing the line numbers evenly just to make it 'look good'.

Another difficulty which I have experienced is joining two BASIC programs into a single, larger one. This 'append' operation is easier to accomplish by hand than renumbering. The sophistocated user can examine the BASIC memory map and perform some manual manipulations to join the programs providing that the line numbers do not overlap. Still, the manual append operation is highly prone to error.

¹ The Official Polish/Italian Joke Book, L. Wilde, Pinnacle Books, New York, N.Y., 1973, p. 17

^{*} In fact, while several texts detail how the boundary conditions of a KENO game lead to predictable outcomes, finished programs seldom exhibit this property.

The APPLE-II BASIC user now has a solution to these needs in the form of a hand- or tape-loadable program, RENUM/APPEND, described herein. The CALL command is used to activate one of three machine level programs. The renumber operation (RENUM) requires user specification of the original line number range over which renumbering is to occur, the new initial line number to be applied to the range, and the new line number increment to use. The example below specifies that lines 200 to 340 be renumbered starting with 100 and spaced by 10's.

RANGE BEGIN 200
RANGE END 340
NEW BEGIN 100
NEW INCREMENT 10

A second RENUM entry renumbers the entire program, relieving the user of the need to specify the range begin and end parameters. The append operation (APPEND) reads the second user (BASIC) program off tape with the first in memory.

Renumber and append error conditions (memory full and line number overlap) are detected just as in BASIC. In case of error the user is notified and no program alteration occurs.

USING RENUM/APPEND

1. Load RENUM/APPEND (* 300.3D4 R)

Note that the high-order bytes of page 3 are not loaded, preventing inadvertant alteration of the interrupt and user function (Y^C) vectors. The '*' is generated by the MONITOR, not the user.

- 2. Load a BASIC program.
- 3. To renumber entire program:

POKE 2, START L User must supply low and high bytes of new STARTing line number.

POKE 4, INCR L User must supply low and high bytes of new line number INCRement.

CALL 768 (does not alter locations 2-5)

Note: START L is equivalent to START MOD 256 START H is equivalent to START / 256

4. To renumber a range of the program

POKE 2, START L POKE 3, START H

POKE 4, INCR L POKE 5, INCR H

POKE 6, RANGE START L User must supply low and high bytes POKE 7, RANGE START H of renumber range starting line number.

POKE 8, RANGE END L User must supply low and high bytes of renumber range ending line number.

CALL 776 (does not alter locations 2-9)

- 5. To append program #2 (larger line numbers) to program #1 (smaller line numbers):
 - (a) Load program #2
 - (b) CALL 956

 Be sure you are running the tape of program #1 as this command will load it.
 - (c) If you get a memory full error then use the command CALL 973 to recover the original program.

ERRORS

- 1. If not enough free memory exists to contain the line number table during pass 1 of RENUM then the message '(beep) *** MEM FULL ERR' is displayed and no renumbering occurs. The same message is displayed if not enough free memory exists to hold the product of an APPEND. In the case of APPEND, the user will have to type the BASIC command CALL 973 to recover his original program.

 The user can free additional memory by eliminating all active BASIC variables with the CLR command.
- 2. If renumbering results in a line number overlap (detected during pass 1 of RENUM) then the message '(beep) *** RANGE ERR' is displayed and no renumbering occurs. This error may mean that one or more parameters were not specified or were incorrectly specified.

CAUTIONS

- When appending a program, always load the one with greater line numbers first.
- 2. The user must be aware that branch target expressions may not be renumbered. For example, the statement GO TO ALPHA will not be modified by RENUM. The statement GO TO 100 + ALPHA will be modified only to reflect the new line number assigned to the old line 100.

APPLE-II BASIC STRUCTURE

An understanding of the internal representation of a BASIC program is necessary in order to develope RENUMBER and APPEND algorithms. Figure 1 illustrates the significant pointers for a program in memory. Variable and symbol table assignment begins at the location whose address is contained in the pointer LOMEM (\$4A and \$4B where '\$' stands for hex). This is \$800 (2048) on the APPLE-II unless changed by the user with the LOMEM: command.

A second pointer, PV (Variable Pointer, at \$CC and \$CD) contains the address of the location immediately following the last location allocated to variables. PV is equal to LOMEM if no variables are actively assigned as is the case after a NEW, CLR, or LOMEM: command. As variables are assigned, PV increases.

The BASIC program is stored beginning with the lowest numbered line at the location whose address is contained in the pointer PP (Program Pointer, at \$CA and \$CB). The pointer HIMEM (\$4C and \$4D) contains the address of the location immediately following the last byte of the last line of the program. This is normally the top of memory unless changed by the user with the HIMEM: command.

As the program grows, PP decreases. PP is equal to HIMEM if there is no program in memory. Adequate checks in the BASIC insure that PV never exceeds PP. This in essence says that variables and program are not permitted to overlap.

Lines of a BASIC program are not stored as they were originally entered (in ASCII) on the APPLE-II due to a pre-translation stage. Internally each line begins with a length byte which may serve as a link to the next line. The length byte is immediately followed by a two-byte line number stored in binary, low-order byte first. Line numbers range from 0 to 32767. The line number is followed by 'items' of various types, the final of which is an 'end-of-line' token (\$01). Refer to figure 2.

Single bytes of value less than \$80 (128) are 'tokens' generated by the translator. Each token stands for a fixed unit of text as required by the syntax of the language BASIC. Some stand for keywords such as PRINT or THEN while others stand for punctuation or operators such as ',' or '+'.

Integer constants are stored as three consecutive bytes. The first contains \$BO-\$B9 (ASCII 'O'-'9') signifying that the next two contain a binary constant stored low-order byte first. The line number itself is not preceded by \$BO-\$B9. All constants are in this form including line number references such as 500 in the statement GO TO 500. Constants are always followed by a token. Although one or both bytes of a constant may be positive (less than \$80) they are not tokens.

Variable names are stored as consecutive ASCII characters with the high order bit set. The first character is between \$C1 and \$DA (ASCII 'A'-'Z'), distinguishing names from constants. All names are terminated by a token which is recognizable by a clear high-order bit. The '\$' in string names such as A\$ is treated as a token.

String constants are stored as a token of value \$28 followed by ASCII text (with high-order bits set) followed by a token of value \$29. REM statements begin with the REM token (\$5D) followed by ASCII text (with high-order bits set) followed by the 'end-of-line' token.

Figure 1 - MEMORY MAP




Figure 2 - LINE REPRESENTATION





Figure 3 - ITEMS



RENUMBER - THEORY OF OPERATION

Because of the rigid internal representation of APPLE-II BASIC programs (insured by the translator syntax check) writing a renumber program was a somewhat easier task than it would have been on many small BASIC's. Fortunately all constants in APPLE-II BASIC (including line number references) are preconverted to binary.

The normal renumber subroutine entry point is RENUM (\$308).

The RENX entry (\$300) conveniently sets the renumber range for the user such that the entire program will be renumbered. RENUM extensively uses SWEET16, the code-saving 16-bit interpretive machine built into the APPLE-II.1 Occasional 6502 code is interspersed throughout RENUM for even greater code efficiency.

RENUM scans the entire program from beginning to end twice.

During pass 1 a line number table is built containing all line numbers of the program found to be within the renumber range.

This table begins at the address specified by the BASIC variable pointer, PV, and is limited in length by the program pointer, PP. Each entry is two bytes long. A memory full error occurs if not enough free memory is available for the table.

¹ Byte Magazine, Nov. 1977, pp.

As line numbers are entered in the table corresponding new line numbers are generated and both new and old are displayed. Should the new line numbers result in an 'out of ascending sequence' condition, then a range error occurs and renumbering is terminated. It is assumed that the line numbers of the original program are in ascending sequence.

The purpose of pass 2 is to scan the entire BASIC program while updating all references of line numbers found in the table to new assignments. Aside from the line numbers themselves, the line number references sought are identified as constants <u>immediately</u> preceded by one of the following tokens:

GOTO

GOSUB

THEN lno

LIST


LIST ,

No other statement normally permitted within an APPLE-II BASIC program may contain a line number reference. No errors will occur during pass 2.

Exceptions such as empty line number table and null program are properly considered by both passes of RENUM.

When APPEND is called, the user program with larger line numbers will be in memory and the one with smaller line numbers will be read off tape. The current program resides between two pointers, PP and HIMEM. HIMEM is preserved and set to the value contained in PP. This 'hides' the original program and prepares to load a new one immediately above it in memory.

The BASIC load subroutine is called and a normal memory full error condition will result if not enough free memory is available to contain both programs. If this error occurs then the original program will still be hidden. Fortunately, it can be recovered by calling the tail end of APPEND at \$3CD which simply restores HIMEM. If the load is successful then HIMEM is restored to its original value and both programs will be joined. No line number overlap check is performed.



RENUMBER EXAMPLE

Original

Renumber lines 100-110 to start at 150 spaced by 10

>LIST
1 GOTO 100
2 GOSUB 103
3 IF TRUE THEN 107
4 LIST 109,110
100 REM
103 REM
107 REM
109 REM
110 REM
200 FOR I=1 TO 10
210 PRINT I
220 NEXT I
230 GOTO I

>POKE 2, 150 MOD 256 >POKE 3, 150 / 256 >POKE 4, 10 MOD 256 >POKE 5, 10 / 256 >POKE 6, 100 MOD 256 >POKE 7, 100 / 256 >POKE 8, 110 MOD 256 >POKE 9, 110 / 256 >CALL 776 100->150 103->160 107->170 109->180 110->190 >LIST 1 GOTO 150 2 GOSUB 160 3 IF TRUE THEN 170 4 LIST 180,190 150 REM 160 REM 170 REM 180 REM 190 REM 200 FOR I=1 TO 10 210 PRINT I

220 NEXT I 230 GOTO 1

RENUMBER EXAMPLE (cont)

Renumber lines 100-110 to start at 10 spaced by 5

>POKE 2, 10 MOD 256 >POKE 3, 10 / 256 >POKE 4, 5 MOD 256 >POKE 5, 5 / 256 >CALL 768 1->10 2->15 3->20 4->25 150->30 160->35 170->40 180->45 190->50 200->55 210->60 220->65 230->70 >LIST 10 GOTO 30 15 GOSUB 35 20 IF TRUE THEN 40 25 LIST 45,50 30 REM 35 REM 40 REM 45 REM 50 REM 55 FOR I=1 TO 10 60 PRINT I 65 NEXT I

70 GOTO 10

APPEND EXAMPLE

>LIST
100 REM
200 REM THE ORIGINAL PROGRAM
300 REM

>CALL 956

>LIST
10 REM
20 REM THIS PROGRAM CAME FROM TAPE
30 REM
100 REM
200 REM THE ORIGINAL PROGRAM

300 REM

PAGE: 1 9:53 A.M. . 11/21/1977 TITLE 'APPLE-II BASIC RENUMBER/APPEND SUBROUTINES' 1 ******** 2 3 * APPLE-II BASIC * 4 * RENUMBER AND APPEND * 5 * SUBROUTINES * 7 RENUMBER 8 9 * NEW INITIAL (2,3) * 10 * NEW INCR (4.5) * RANGE BEG (6.7) 11 * RANGE END (8,9) 12 13 * USE RENY ENTRY 14 * FOR RENUMBER ALL * 15 16 17 WOZ 11/16/77 * * APPLE COMPUTER INC. * 18 19

PAGE

20 21

9153 A.M., 11/21/1977

37

	The second secon			
22	SUBTTL	6502 EQ	UATES	
23	ROL	EPZ	\$0	
24	ROH	EPZ	\$1	
25	RIIL	EPZ	\$16	
26	RIIH	EPZ	\$17	
27	HIMEM	EPZ	54C	
28	PPL	EPZ	SCA	
29	PVL	EPZ	SCC	
30	MEMFULL	EQU	\$E36B	
31	PRDEC	EQU	SESIB	
32	RANGERR	EQU	SEE68	
33	LOAD	EQU	SFODF	
34	SW16	EQU	\$F639	
35	CROUT	EQU	SFDSE	
36	COUT	EQU	SFDED	

PAGE

LOW-ORDER SWI6 RO BYTE HI-DRDER.
LOW-ORDER SWI6 RII BYE HI-DRDER.
BASIC HIMEM POINTER.
BASIC PROG POINTER.
BASIC VAR POINTER.
BASIC MEM FULL ERROR.
BASIC DECIMAL PRINT SE BASIC RANGE ERROR.
BASIC LOAD SUBR.
SWEETI6 ENTRY.
CAR RET SUBR.
CHAR OUT SUBR.

9:53 A.M., 11/21/1977

1/17				
38	SUBTTL	SWEET 16	EQUATES	
39	ACC	EPZ		-
40	NEWLOW	EPZ	51	
41	NEWINCR	EPZ	\$2	1
42	LNLOW	EPZ	53	1
43	LNHI	EPZ	\$4	1
44	TBLSTRT	EPZ	\$5	1
45	T3LNDX1	EPZ	\$6	3
46	TBLIM	EPZ	\$7	1
47	SCRB	EPZ	\$8	3
48	HMEM	EPZ	\$8	1
49	SCR9	EPZ	59	
50	PRGNDX	EPZ	\$9	1
51	PRGNDXI	EPZ	SA	
52	NEWLN	EPZ	\$B	1
53	NEWLNI	EPZ	SC	
54	TBLND	EPZ	\$6	
55	PRGNDX2	EPZ	57	
56	CHRO	EPZ	59	1
57	CHRA	EPZ	\$A	
58	MODE	EPZ	\$ C	
59	TBLNDX2	EPZ	\$B	
60	OLDLN	EPZ	\$D	
61	STRCON	EPZ	5B	
62	REM	EPZ	\$C	- 1
63	R13	EPZ	SD	
64	THEN	EPZ		
65	LIST	EPZ	\$D	
66	SCRC	EPZ	SC	
67		PAGE		

SWEET 16 ACCUMULATOR. NEW INITIAL LNO. NEW LNO INCR. LOW LNO OF RENUM RANGE HI LNO OF RENUM RANGE. LNO TABLE START. PASS I LNO TBL INDEY. LNO TABLE LIMIT. SCRATCH REG. HIMEM (END OF PRGM) . SCRATCH REG. PASS I PROG INDEX. ALSO PROG INDEX. NEXT 'NEW LND'. PRIOR 'NEW LNO' ASSIGN PASS 2 LNO TABLE END. PASS 2 PROG INDEX. ASCII '0'. ASCII 'A'. CONST/LNO MODE. LNO TBL IDX FOR UPDATE OLD LNO FOR UPDATE. BASIC STR CON TOKEN. BASIC REM TOKEN. SWEET16 REG 13 (CPR RE BASIC THEN TOKEN. BASIC LIST TOKEN. SCRATCH REG FOR APPEND

JSR CROUT JSR SW15+3

LD NEWLN

*** END 6502 CODE ***

034C: 20 8E FD 119

034F: 20 8C F6 120

0352: 2B

121

APPLE-II BASIC RENUMBER SUBROUTINE - PASS I

9153 A	.M., 11/2	1/1977		PAGE: 5
0353:	3C	122	ST NEWLN1	COPY NEWLN TO NEWLNI
0354:	A2	123	ADD NEWINCR	AND INCR NEWLN BY
0355:	3B	124	ST NEWLN	NEWINCR.
0356:	OD	125	NUL	(WILL SKIP NEXT INST).
0357:	D1	126 PIB	CPR NEWLOW	IF LOW LNO < NEWLOW
0358:	05 C5	127	BNC PASSI	THEN RANGE ERR.
035A:	00	128 RERR	RTN	PRINT 'RANGE ERR' MSG
035B:	4C 68 EE	129	JMP RANGERR	AND RETURN.
035E:	00	130 MERR	RTN	PRINT 'MEM FULL' MSG
035F:	4C 6B E3	131	JMP MEMFULL	AND RETURN.
0362:	EC	132 PIC	INR NEWLNI	IF HI LNO <= MOST RECE
0363:	DC	133	CPR NEWLN1	NEWLN THEN RANGE ERR
03641	02 F4	134	BNC RERR	
		135	PAGE	

						RENUMBI	ER SUBROUTINE	- PASS 2
9153 A	. M.	, 1	1/2					PAGE: 6
				136		APPLE-I	I BASIC RENUM	BER SUBROUTINE - PASS 2
0366:				137	PASS2	SET	CHRO, \$BO	ASCII '0'
0369:		CI	00	138		SET	CHRA, SCI	ASCII 'A'
036C:	27			139	P2A	LD	PRGNDX2	
036D:	D8			140		CPR	HMEM	IF PROG INDEX = HIMEM
036E:	03	63		141		BC	DONE	THEN DONE PASS 2.
0370:	E7			142		INR	PRGNDX2	SKIP LEN BYTE.
0371:	67			143		LDD	*PRGNDX2	LINE NUMBER.
0372:	3D			144	UPDATE	ST	OLDLN	SAVE OLD LNO.
0373:	25			145		LD	TBLSTRT	
0374:	3B			146		ST	TBLNDX2	INIT LNO TABLE INDEX.
0375:	21			147		LD	NEWLOW	INIT NEWLNI TO NEWLOW.
0376:	10	00	00	148		SET	NEWLN1.0	(WILL SKIP NEXT 2 INSE
		10.75.Eq.	100000	149		ORG	*-2	
03771	20			150	UD2	LD	NEWLN1	
0378:	A2			151		ADD	NEWINCR	ADD INCR TO NEWLNI.
0379:	3C			152		ST	NEWLNI	noo then to headitt
037A:	28			153		LD	TBLNDX2	IF LNO TBL IDX = TBLND
037B:	B6			154		SUB	TBLND	THEN DONE SCANNING
03 7C ±	03	07		155		BC	UD3	LNO TABLE.
037E:	6B	0.		156		LDD	OTBLNDX2	NEXT LNO FROM LNO TABE
037F:	BD			157		SUB	OLDLN	LOOP TO UD2 IF NOT SAM
0380:	07	25		158		BNZ	UD2	AS OLDLN.
0382:	C7	13		159			•PRGNDX2	REPLACE OLD LNO WITH
0383:	2C			160		LD		CORRESPONDING NEW LO
03841	77			B221 / 1911		STD	NEWLNI	CORRESPONDING NEW LW
	000	00	00	161	1100		ePRGNDX2	CTD CON TOUCH
0385:				162	UD3	SET	STRCON, \$28	STR CON TOKEN.
0388:	10	00	00	163		SET	MODE, 0	(SKIPS NEXT 2 INSTR'S)
				164		ORG	*-2	
0389:	67			165	GOTCON	LDD	ePRGNDX2	
038A:	FC			166			MODE	IF MODE = O THEN UPDAR
038B:	08	25		167		BM 1	UPDATE	LNO REF.
038D:	47			168	ITEM	LD	ePRGNDX2	BASIC ITEM.
038E:	D9			169		CPR		
038F:	02	09		170		BNC	CHKTOK	CHECK TOKEN FOR SPECIA
0391:	DA			171		CPR		IF >= '0' AND < 'A' TH
0392:	02	F5		172		BNC	GOTCON	SKIP CONST OR UPDATE
0394:	F7			173	SKPASC	DCR	PRGNDX2	
03951	67			174		LDD	ePRGNDX2	SKIP ALL NEG BYTES OF
03961	05	FC		175		BM	SKPASC	STR CON, REM, OR NAM
0398:	F7			176		DCR	PRGNDX2	
0399:	47			177		LD	*PRGNDX2	
039A:	DB			178	CHKTOK	CPR	STRCON	STR CON TOKEN?
0398:	06	F7		179		BZ	SKPASC	YES, SKIP SUBSEQUENE
039D:	10	5D	00	180		SET	REM, S5D	
03A0:	DC			181		CPR	REM	REM TOKEN?
03A1:	06	FI		182		BZ.	SKPASC	YES, SKIP SUBSEQUENE
03A3:	08	13		183		BM1	CONTST	GOSUB, LOOK FOR LNO.
03A5:	FD			184		DCR	R13	
03A61	FD			185		DCR	R13	(TOKEN \$5F IS GOTO)
03A7:	06	OF		186		BZ	CONTST	THEN LNO, LOOK FOR LNO.
03A9:	ID		00	187		SET	THEN, 524	
03AC:	DD	1	200	188		CPR	THEN	
03AD:	06	09		189		BZ	CONTST	THEN LNO. LOOK FOR LNO.
								23011 1011 2101

ADDIE-11	DACTO	DEMINACE	SHEROHTINE	- DACC O

9:53 A	. M .	, 1	1/2	1/197	7			PAGE: 7
03AF :	FO			190		DCR	ACC	
0330:	06	BA		191		BZ	P2A	EOL (TOKEN SOL)?
03821	1D	74	00	192		SET	LIST, \$74	
0385:	BD			193		SUB	LIST	SET MODE = O IF LIST
0336:	09	01		194		BNM1	CONTS2	OR LIST COMMA (\$73,8
0338:	80			195	CONTST	SUB	ACC	CLEAR MODE FOR LNO
0389:	3C			196	CONTS2	ST	MODE	UPDATE CHECK.
038At	01	DI		197		BR	ITEM	CHECK NEXT BASIC ITEM.
				108		DAGE		

9153 A	.M.,	11/2					PAGE: 8
			199	SUBTTL	APPLE-I	I BASIC APP	END SUBROUTINE
0330:	20 8	9 F6	500	APPEND	JSR	SW16	
03BF:	1C 4	E 00	201		SET	SCRC, HIMEM	+2
03021	CC		202		POPD	OSCRC	SAVE HIMEM.
0303:	38		203		ST	HMEM	
0304:	19 C	A 00	204		SET	SCR9, PPL	
03C7:	69		205		LDD	OSCR9	SET HIMEM TO PRESERVE
0308:	7C		206		STD	• SCRC	PROGRAM.
0309:	00		207		RTN		
03CA:	20 D	F FO	208		JSR	LOAD	LOAD FROM TAPE.
03CD:	20 8	9 F6	209		JSR	SW16	
03D0:	CC		210		POPD	*SCRC	RESTORE HIMEM TO SHOW
03D1:	28		115		LD	HMEM	BOTH PROGRAMS
03D2:	7C		212		STD	•SCRC	(OLD AND NEW).
03D3:	00		213	DONE	RTN		RETURN.
03D4:	60		214		RTS		
*****	**SUC	CESSI	FUL A	SSEMBLY:	NO ERRO	RS	

```
CROSS-REFERNCE: APPLE-11 BASIC RENUMBER/APPEND SUBROUTINES
          0000 0071 0095 0190 0195
APPEND
          0330
                  0170
CHKTOK
          039A
          0009
                  0137 0169
CHRO
          000A
                  0138 0171
CHRA
         0389
                0194
CONTS2
         0388
                 0183 0186 0189
CONTST
         FDED
                  0113 0115
COUT
CHOUT
         FDSE
                0119
          03D3
DOVE
                  0141
                  0172
GOICON
         0389
         0040
                  0077 0201
HILEM
                  0079 0091 0140 0203 0211
MEDER
          0008
                0197
          038D
ITEM
                  0192 0193
          0000
LIST
                  0073 0074 0104
          0004
LNHI
                  0072 0102
          0003
LNLOW
                  0208
          FODF
LOAD
                  0131
         E36B
MEMFULL
                  0097
MERR
          035E
                  0163 0166 0196
          0000
MODE
                  0123 0151
NEWINCR
          0002
                  0085 0121 0124
          000B
MEVLN
                  0086 0122 0132 0133 0148 0150 0152 0160
          0000
KEVLNI
                  0084 0126 0147
          0001
NEWLOW
                 0144 0157
          000D
OLDLN
                  0105
          0332
PIA
          0357
                  0103
PIB
                  0106
PIC
          0362
                  0191
          036C
PZA
          031C
                  0127
PASSI
          0366
                  0092
PASS2
                  0204
          DOCA
PPL
         E51B
                  0111 0118
PRDEC
                  0089 0090 0099 0100
PEGNDX
         0009
                  0093 0098 0101
PEGNDX1
          ACCO
                  0139 0142 0143 0159 0161 0165 0168 0173 0174 0176 0177
PRGNDX2
          0007
                  0080
          0000
FVL
          0001
                  0109
ROH
                  0110
ROL
          0000
                  0116
          0017
RIIH
                  0117
          0016
RILL
          0000
                  0184 0185
P13
RANGERR
        EE68
                  0129
                  0180 0181
REM
          0000
          0308
RENUM
          0300
RENX
                 0134
          035A
RERR
                 0077 0078
SCRB
          0008
                  0080 0081 0087 0204 0205
          0009
SCR9
                  0201 0202 0206 0210 0212
          0000
SCRC
                  0175 0179 0182
SKPASC
          0394
                  0162 0178
          0008
STECON
                  0070 0076 0120 0200 0209
          F689
SW 16
                  0088 0096
          0007
TBLIM
                  0154
TBLND
          0006
                  0083 0094 0107
          0006
TBLNDX1
                  0146 0153 0156
          0003
TPLNDX2
          0005
                 0082 0145
TBLSTRT
                0187 0188
```

OCOD

THEN

CROSS REFERENCE: APPLE-11 BASIC RENUMBER/APPEND SUBROUTINES UD2 0377 0158 UD3 0385 0155 UPDATE 0372 0167