

*Gordon Moore*

"THE RIGHT BOOKS TO WRITE IN"

NATIONAL  
FIGURING BOOK

56-800 SERIES

150 Page  
Number                      Ruling

SINGLE PAGE FORM

- |                                     |               |                               |
|-------------------------------------|---------------|-------------------------------|
| <input checked="" type="checkbox"/> | <b>56-800</b> | Quadrille, $\frac{1}{4}$ Inch |
| <input type="checkbox"/>            | <b>56-801</b> | Faint                         |
| <input type="checkbox"/>            | <b>56-802</b> | 2 Columns                     |
| <input type="checkbox"/>            | <b>56-803</b> | 3 Columns                     |
| <input type="checkbox"/>            | <b>56-804</b> | 4 Columns                     |
| <input type="checkbox"/>            | <b>56-805</b> | 5 Columns                     |
| <input type="checkbox"/>            | <b>56-806</b> | 6 Columns                     |
| <input type="checkbox"/>            | <b>56-807</b> | 7 Columns                     |
| <input type="checkbox"/>            | <b>56-808</b> | 8 Columns                     |

DOUBLE PAGE FORM

- |                          |               |            |
|--------------------------|---------------|------------|
| <input type="checkbox"/> | <b>56-810</b> | 10 Columns |
| <input type="checkbox"/> | <b>56-812</b> | 12 Columns |
| <input type="checkbox"/> | <b>56-814</b> | 14 Columns |
| <input type="checkbox"/> | <b>56-816</b> | 16 Columns |
| <input type="checkbox"/> | <b>56-818</b> | 18 Columns |
| <input type="checkbox"/> | <b>56-820</b> | 20 Columns |


ALL COLUMNAR RULINGS WITH UNITS

WHEN YOU NEED ANOTHER BOOK, ORDER FROM  
YOUR STATIONER BY SPECIFYING NUMBER ABOVE.



Made in U. S. A.

National Blank Book Co., Holyoke, Mass.



# Table of Contents

Date	Meeting	<del>Page</del>	Date	Meeting	Page
------	---------	-----------------	------	---------	------

## 2 Table of Contents, cont.

Meeting

Date

Meeting

Date

**FAIRCHILD SEMICONDUCTOR**

**Memo From Central Region**

RECEIVED  
NOV 12 1962  
T. H. Bay

**DATE:** November 8, 1962

**CC:** W. Richmond

**TO:** T. H. Bay

R. Graham

C. Sheridan *as noted*

**FROM:** Bernard T. Marren

**SUBJECT:** Avco - Cincinnati Power Transistor  
Requirement

**ANSWER REQUIRED BY:**

---

Dear Tom,

Per our conversation of this week, I am enclosing a copy of Avco's tentative specification requirements for a power transistor.

Avco is interested in giving us a development contract for this type of unit.

The dollar figure they talked about is \$25K to \$50K. For this they would expect about 12 units for evaluation in six to eight months.

They would also consider something in the area of \$1,000 each for the first 50 units and \$100 each for subsequent orders.

P.S.I. has looked at their spec but as yet they have made no definite proposal.

I promised Avco an answer by November 16, 1962.

Regards,  
Bernie

RECEIVED  
NOV 12 1962  
GORDON E. MOORE

Gordon

PLS CALL BAY AFTER YOU  
LOOK AT THIS.

DAB 11/12

15 August 1962

E. G. Spiering

PRC-42

*Patent* TRANSISTOR REQUIREMENTS

High Power

One device or max. of 2 in parallel

Power Output (RF)

40 watts min. at  $V_{ce} = 22$  VDC

Class of Operation

AB Linear

$V_{ce}$

22 volts standard  
18 to 30 volts service

Frequency

80 mc.

Power Gain

10 db min. over frequency range

Neutralization

None

Emitter Tuner

None

TRANSISTOR REQUIREMENTS CONTINUED

-2-

Collector

Collector DC and RF isolated from case. RF isolation impedance of 500 ohms min. over frequency range.

Mounting

stud

Leads

Axially or collector separated from base and emitter as much as possible.

Collector Efficiency (RF out vs. DC in)

45 percent min. at max. drive.

Material

Silicon

Distortion

Output intermodulation distortion products shall be at least 25 db below one of (2) two equal amplitude desired tones; the amplitude of the tones such that the peak envelope power output can be from 0 to 40 watts at  $V_{cc} = 25$  VDC and the tone frequencies can be anywhere in the 2 - 50 mc range but separated from each other by 500 cps.

DC Beta Gain

15 min.

Temperature

Operating	-40°C to +85°C
Storage	-65°C to +100°C

August 15, 1962

H. C. Spierling

## TRANSISTOR REQUIREMENTS

### Low Power

One device

### Power Output (RF)

4 watts min. at  $V_{ce} = 22$  VDC

Remaining requirements same as for high power device.

Problem:

D.C. & RF isolation from case

Axial leads

4 walls at 88 MC, Class AB and mean  
something about power dissipation -

Review of Power Denie data - 11/15/62

Gunnich  
Spurk  
Farnond  
Fognet  
Oudewood

More  
Bay  
Richmond  
Yost

3

Our reverse epitaxial is not quite thru -  
It is only  $1\frac{1}{2}$  mm angular and it has high low BCBO.

On triple diffused, Mt. View is working

On Westinghouse 17, 12, 7% on 3 runs at 7000 did not do  
collecta-base and emitter-base junction.  
 $LV_{CEO} > 100 V$

Plain material: 35% on thick base

Some material of many birds thru. Nothing conclusive, as far as I am concerned.

4 Meeting 11/19/62 - New meeting - planning meeting.

Ferguson  
Fairing  
Trinity

Schilt  
Leeds

G.M. Thick-film

D.F. Met on epitaxial development:  
1 for low power  
1 for high speed

The material: (substrate ~6.2-cm p-type)

L.P.

0.52-cm layer  
10-12  $\mu$  thick  
 $1000^{\circ}\text{C}$  Au  
(AT-1-min  
X-tors with nbs)

$w_f$

Cob 5V

CTE 0.5V

$T_s$

$V_{SAT}$  (approx)

PCTL

$t_{pd}$

$V_e$

3pf

3pf

<20 ns

$\sim 10\Omega$

60 ms @ 1mw

<5Ω

H.S.

0.2-0.3 12-cm  
8-10 A  
1400°C Au  
KT-1

6-8 fingers

4 pf

4 pf

<10 ns

$\sim 10\Omega$

9-11 ms @ 15 mw,  $-55-125^{\circ}\text{C}$  in salt water  
<5Ω

indium


# of runs: (of gates)

1

1


We have also a test vehicle which makes four different X-tor geometries

More runs of separate X-tors in run. Here have geometries like.



Scale:  $1/4 = 0.001"$

also



These violate the rules for metal cuts.


Nov. 19, 1962

February Production

	Micrologic, M. V.	ML, Palo Alto	New Family	
Nov. 19		epi D. F. -10 Gate Mask  Must be $\mu$ L Replacement	D. F. R. S.	- 60 - 70
Dec. 1	Define Changes 1 step	D. F. S. Mask P. L. G's out 2 runs	Layout Start	+  Start 10 runs
Jan. 1	All Masks Available	S out, 2 runs  Prod. Facilities 10 runs ea. G-S @ R&D	MT. VIEW EVALUATION	
Feb. 1		All masks made  Send to M. V.	MT. VIEW EVALUATION	10 runs out
Mar. 1	Test Spec	Test Spec		

11/19  
1. Define Objective  
2. Breadboard contender  
3. Evaluate Contender

12/1  
4. Start layout of Contender Max. 2 types, 1 prime 2  $G_2$  + (R), alternate  $2G_2$  only.  
5. Masks complete - 12-21 for  $G_2$ .  
Masks complete - R Jan. 1



$$F.M. \propto a^{-1} A^{-1/2} \cdot \frac{h_{fe} \max - h_{fe} \min}{h_{fe} \min} \left[ \frac{R_c \max}{R_c \min} \right]^{1/2}$$

August 21, 1962

DRIFT STUDIES OF SURFACE POTENTIAL CONTROLLED F.E.T.

Otto Leistikko

I. OBJECT

A. To make a stable surface potential controlled field effect transistor.

B. To understand the mechanism that causes the change in channel current, under set conditions, with time.

II. For the experiments, the viewpoint will be adopted that the cause of drift is intimately connected with the dielectric between the surface gate and channel, and that the dielectric is  $\text{SiO}_2$ . The regions of the dielectric to be investigated in detail are:

C. Surface of the dielectric

B. Bulk of the dielectric

A. The interface of the dielectric and channel region.

III. Since there are a great many factors which affect the structure of the dielectric and its immediate surroundings, we will consider each region separately. The following is a list of processes and effects which can be associated with each region, more or less.

A. The interface of the dielectric and channel.

1. The dopants used in the starting material

a. Al-P, Al-Sb, Al-As, Ga-P, Ga-Sb, Ga-As or others, epitaxial

2. Surface preparation before first oxidation

a. Special cleaning, Formic -  $\text{H}_2\text{O}_2$

b. Short oxidation - strip off then oxidize again

3. Agglomeration of fast diffusing impurities

a. Gold

b. Nickel

4. Oxide growth

a. Dry  $\text{O}_2$

b. Steam  $\text{O}_2$

5. Regrown oxide

B. Bulk of the dielectric

1. Oxide growth

a. Dry  $\text{O}_2$

b. Steam  $\text{O}_2$

c. Temperature

2. Regrown oxide

3. Impurities in the oxide resulting from starting material and process

- a. Al
- b. Ga
- c. B
- d. P
- e. OH

C. Surface of the dielectric

1. Cleanliness

- a. Special cleanliness throughout process
- b. Special cleaning before last very high temperature step
- c. Special cleaning before last high temperature step

2. Impurities resulting from process

- a. Al (metallizing)
- b. B
- c. P

IV. The experimental procedure for making the device will be that of having a standard process then making variations to either lessen or accentuate the drift characteristics.

A. Standard Process

1. Resistivity
2. Cleaning wafers, (TCE, acetone, H<sub>2</sub>O igepal)
3. Chemical polish (CP-6)
4. Special cleaning prior to oxidation (Formic acid - H<sub>2</sub>O<sub>2</sub>)
5. Outdiffusion (T=1250, dry O<sub>2</sub>)
6. 1st mask
7. Clean wafers
8. Isolation predep (T=1200, Boron)
9. 2:1 HF dip
10. Isolation diffusion (dry O<sub>2</sub>)
11. 2nd mask
12. Clean wafers
13. Contact predep (T=805 Phosphorous)
14. Clean wafers
15. Ni plate and Getter (T=1100, dry Ar, O<sub>2</sub>)
16. 3rd mask or contact oxide remove (*quench control*)
17. Clean wafers, 2:1 HF just prior to
18. Metal evaporation (Aluminum, double 60 mg, on glass slides, outgas)
19. 4th mask
20. Clean wafers

21. Metal alloy ( $T=580^\circ$ , dry  $N_2$ )
  22. Back lap
  23. Dice
  24. Mount, bond, lead weld (Au-Si, 1 mil Al-Si wire, thermo compression)
  25. Bak out (dry  $N_2$ )
  26. Can (dry  $N_2$ )
- B. Run 1. Purpose - Effect of ultra clean techniques, introduction of as little OH ions as possible.
1. Use standard process
- Run 2. Purpose - Effect of oxide grown with steam
1. Standard process - substitute steam  $O_2$  for dry  $O_2$  at steps 5, 10
- Run 3. Purpose - Effect of Phosphorous
1. Omit contact predep, steps 12, 13, 14
- Run 4. Purpose: Agglomeration of Ni at interface?
1. Step 15. Ni plate, getter and quench from  $1100^\circ C$
  2. Step 15. No nickel, slow pull in dry As,  $O_2$
- Run 5. Purpose: Effect of gold
1. Diffuse in Au prior to beginning standard process
  2. Diffuse in Au instead of Ni getter step 15
- Run 6. Purpose: Effect of regrown, supposedly uncontaminated, oxide and variation of oxide thickness
1. Remove oxide and regrow prior to step 15. Ni plate and getter.

#### V. EVALUATION

- A. Select 20 good dice with scope
  1. Measure  $BV_{GS}$ ,  $I_{DO}$ , oxide gate unshorted *three pt. probe.*
- B. Mount the 20 selected dice
  1. Measure  $BV_{GS}$ ,  $I_{DO}$ ,  $V_{PJ}$ ,  $V_{PO}$ ,  $I_{GS}$  at 10 volts
- C. Bake out and can as in IV, A, 25-26
  1. Measure  $BV_{GS}$ ,  $I_{DO}$ ,  $V_{PJ}$ ,  $V_{PO}$ ,  $I_{GS}$  at 10 volts, C (of oxide gate) at 0 volts
  2. Select four typical units and plot on x-y recorder  $I_{SD}$  vs  $V_{SD}$   $V_G$  is the parameter
- D. Preliminary age the four selected units for approximately 16 hours (overnight)
  1. Conditions:  $V_{SD} = \text{const}$ ,  $V_G = \text{const}$ ,  $T = \text{const}$
  2. Plot  $I_{SD}$  vs time
  3. Store with all leads shorted
- E. Select one device from the four. After having accumulated four devices (representing four different runs), plot the following:

1.  $I_{SD}$  vs time at  $T = -50^\circ\text{C}$ ,  $+ 50^\circ\text{C}$ ,  $+ 100^\circ\text{C}$

$V_{SD} = \text{const}$ ,  $V_G = \text{const}$

2.  $I_{SD}$  vs time at different fields

$V_{SD} = \text{const}$ ,  $T = \text{const}$

## VI. Schedule of time for device fabrication and evaluation

	RUN	1	2	3	4A	4B	5A	5B	6A	6B
A. Fabrication IV - A, B	Start	8-21	8-21	8-22	8-22	8-22	8-23	8-23	8-27	8-27
	Finish	9-5	9-5	9-6	9-5	9-5	9-12	9-12	9-13	9-13
B. Selection of devices V - A, B, C, D	Start	9-6	9-7	9-10	9-11	9-12	9-13	9-14	9-17	9-18
	Finish	9-10	9-11	9-12	9-13	9-17	9-18	9-19	9-20	9-21
C. Age V - E	Start	9-17	9-17	9-17	9-17	10-5	10-5	10-5	10-5	10-25
	Finish	10-4	10-4	10-4	10-4	10-24	10-24	10-24	10-24	11-1

\* Assumes only one Varian recorder for data taking

Meeting at Si-SiO<sub>2</sub> interfaceFalk Leisler  
Tremay  
Solt

5



Otto has info that a circular structure with the regular V-I diffusing that did not change @ 150°C and voltage.

These differed by having a separate oxide cut rather than a dip.  
The split sum will be tried.

A series of 6 runs were set up:

Structure:

Scale  
 $\frac{1}{4}'' = 1 \text{ mm}$





Std: dry O<sub>2</sub> for oxidization, out diffusion, radiation, gassing

6 experiments runs made  
 (calculated)

Some aging done:

Std one after cleaning

~~10V~~ 10V V<sub>SD</sub>, both gates grounded to stabilize.  
 Then put -4 v on oxide gate. Junction gate grounded.



This usually fits  $I_0 - I_{sd} = A e^{-\frac{t}{\tau_1}} + B e^{-\frac{t}{\tau_2}}$

On one device studied in detail,  $\tau_2 \propto C^{\frac{2.22}{AT}}$

The magnitude of  $I_0 - I_{sd}$  is strongly temp dependent -

6 11/20/62

- Review of ~~the~~ Nichrome Resistors,  
especially the data of Tolbert.

Tolbert  
Perlman  
Warts  
Waring  
Farnam

Ferguson  
Gwin  
Moore

Dave Tolbert: Review of his data

80 runs of 4 wafers each - aim @ 150Ω/□ most of time  
180Ω/□ part of the time

to the process:

w-filament or nichrome wire dips  
evaporate in ~1 min. Start  $\Omega \sim 5 \times 10^{-6}$  mm.


Wafer baked prior to loading @ 200°C in air  
in the in-situ treatment.

Monitor was  $\frac{1}{4} \times \frac{1}{4}$ " area on a similar substrate strip.

~60 runs used Al contacts, but got variability  
later tried Au and Au+Al & no apparent improvement.

Monitor can be stopped at the desired value. <sup>(signals)</sup>

KMER masked and etched (electro)




The liquid is poured  
in slowly and the metal  
easier at the interface.

Wafer then get Al evap (ul aluminum) then followed by Al melt etch (NaOH).  
Al removed by hot ethylamine (MEA). This is an undesirable side reaction  
that caused trouble. It attacks both AD + Nichrome. New technique eliminates  
the problem. - This appears to be

Heat-treated for 5 min at 580°C. (std. Al-alloy)

Resistance increased ~ 4-5% consistently upon exposure to air.

From a wafer with best procedure to date, the spread  
looks like



R. GRAHAM

November 14, 1962

M. H. Phelps

T. Bay  
C. Sporck  
J. Smith  
E. Biegel

IBM Card Reader Phototransistor (XFT-3)

This is to advise the status of the above subject as of 11/14/62.

Jack Smith, Elmer Biegel, and I had a meeting on this day with the intent to finalize our position, formulate a sales plan which we could follow and propose to IBM and--generally--get some decisions made by both companies before the end of this month. The intent was to get Harold Rudder in Poughkeepsie on the phone with all of us, after checking several points internally, to get a commitment from IBM which could enable us to make some plans.

Previous to the call we decided prices, answers to their questions regarding specs, the position we would take regarding delivery rate, and what test results we could show them in a few weeks. Unfortunately, Harold Rudder went home ill that day and we were unable to get the decision. Hence the reason for this memo to you requesting follow-up in my absence.

Charlie Sporck verified that we could build up to a production rate of 1,000 per week with 90 day lead time and that 250 on the first order should be no problem, because R & D has many wafers going through right now. Charlie got this from Phil Ferguson.

Elmer Biegel has the specifications we can agree to over and above those which were initially provided IBM (maximum temperature permissible, maximum dissipation, etc.). Approximately 50 devices are presently being placed back on life test (were observed after two or three days) to observe the long term stability with temperature and power. These test results will be promised to IBM by Jack Smith as a wedge to get them to commit a purchase order.

Jack Smith will take it upon himself to get the order to us as soon as he goes back to Poughkeepsie.

As of today it has not been determined where this device will be produced, but Charlie Sporck will make that decision when necessary. Some equipment is necessary in whatever plant is chosen to produce these devices in volume and this will have to be decided.

It is our intention to get an order for at least 100 pieces (hopefully 200 to 250 pieces) out of them for the initial purchase. It is Jack Smith's opinion that this is probably the largest volume semiconductor we can hope to sell IBM in the next year or two and represents the largest dollar potential. Jack bases his opinion on the fact that he lived through the Texas Instruments' fiasco on the 1N2175 with which

Page Two  
IBM Card Reader Phototransistor (XFT-3)

IBM was never satisfied, but continued to buy in spite of themselves. They need a good card reader desperately, and Jack is quite optimistic that ours will be the best thing they can buy--resulting in orders for hundreds of thousands.

It is doubtful that we will see orders for more than 100,000 during 1963 which would sell for about \$2.00 each. Eventually these will have to get well under \$1.00 in very large quantities, but we made the initial quote (see IBM file) high to maintain a negotiating level from which to bargain.

Regards,

M. H. Phelps

MHP:jg

cont

7

MANUFACTURED  
56-800

All units were backed out and canned.  
An-ball bonded.

9K

Aiming at ~~10K~~, run 5-10K except for a few units  
Range over 10 samples in ~ 2K/2 in one run.

The overall power capability with 1 mil liver looks like  $\pm 30\%$ .

Line-width measurements look like only ~~0.047~~ to 470 tor wide.

Early results in long evaporation look like much higher resistance films.

Stability:

For 200°C storage

300°C storage

Room temp op. life.

5 failed @ 500mW @ 500hrs (Most went immediately) / 10  
2 200 200

Pwr	T	t	# stated	# surviving at t	Same pwr
500	25	500	10	7	3 failed in 24
100	25	500	10	9	1 " "
100	25	1000	10	8	1 faild @ 1000
500	25	250	10	8	2 24 hrs
100	25	250	10	10	0
500	25	250	10	10	0
100	25	250	10	10	0

All power failures look like mechanical problem in the film - scratches, bubbles, etc.

Some <sup>randomly</sup> selected units in time look pretty good - run oriented

At ~~300~~ storage the units drifted much more. At 200°C variation of the order of 1%. At 300°C they go up and down all over the map.

All open found on storage (~10%) were for problem other than nichrome.

All power failures were in the nichrome.

No storage .. " " " " "

Hk

B.B. Waits

Heated substrate resulted in even greater changes during heat treatment.

He agrees roughly on storage drifts.

Pierre Lefevre:

If alloy is at  $550^{\circ}\text{C}$ , one can get a non-linear resistance. For example one  $446\Omega - 552\Omega$  depending upon direction of current  
 $\xrightarrow{352\Omega}$  after vacuum bake out

At  $580^{\circ}$ , this is less of a problem after 2 min, but at  $550^{\circ}$ , which is comparable to the rest of the circuit, this is a problem - until baked out.

With the mask designed to check catalytic, there is no catalytic resistance that observable compared to  $150\Omega$  - after baked out

Problems:

1. Power line failure mode - must be eliminated.
2. Drift
3. Lack of predictability of the  $R's$  from the monitor
4. Spread on wafers.

Dev. Dev. work:

H.R. needs the things for diff amp.

Dan Zellet plans:

1. Look for cause of flaws.
2. Much thicker films.

B.B. Waits:

1. Substrate temp
2. Aging in a vacuum

Dave Talbert will do a little more & "think" milions evaporated  
slowly.

10

Epitaxial meeting, 11/20/62  
(Reference, 11/6/62 - book II, p. 144-146)

Still - Bldg problem with S:HCl<sub>3</sub>

Pt run of c pure bilane as first starting.

Graphite - They are using the comet one

Hank has a single run showing that C 50 mil mesas that there is a e-c shot problem ( $^{15}140$  vs  $^{6}140$  with ~~CP-8~~ CP-8).

Surfaces:

We do ~20 wafers at a time in CP-6.

CP-8 would be 5 wafers at a time.

Comet  
back

Evaluation of 1341 - We have the 6 runs.

May The comparison was not too far off.

Our runs show much ~~less~~ greater spread around a <sup>row</sup> ~~row~~, but an awful lot more row-to-row spread.

Rectification and surface rejects are way down.

Our stuff was ~ 80% of "row" within spec  
by run ~ 20%.

White paper on epitaxial.

to

1st

	Present R + D	Present Production	New reactor
Silane	Distilled SiHCl <sub>3</sub> >10Ω-cm n-type	Pure SiHCl <sub>3</sub> variable, high p	Pure SiCl <sub>4</sub>
Hydrogen	Pd purified 2 ppm H <sub>2</sub> O	Electrolyzer ~50 ppm H <sub>2</sub> O	Pd purified
Surface prep.	CP-8	CP-6 + HAc	CP-6 + HAc
<u>In situ</u> treatment	Pure HCl etch	none	HCl + SiCl <sub>4</sub> etch
Silane feed	liquid, volume- monitored	liquid, rate- monitored	H <sub>2</sub> saturation @ 0°C.
Doping	Added to silane	Accepted in silane added if necessary	From PH <sub>3</sub> in H <sub>2</sub>
Type operation	Needle valve control	Diaphragm valve control	Push - button control

9/11

Items still to be checked out on new reactor:

- a) Is the material at least as good on 1341, 1321, FD-6?
- b) Can it make 7000 material?
- c) What is the production spread on thickness and  $\rho$ ?
- d) How flexible is the machine to change  $\rho$ ?
- e) What is the effect of substrate doping?
- f) Can quartz plates be added without problems?

ht

Items where our present production system <sup>and operation</sup> could be improved:

- a) Switch to distilled S:HCl<sub>3</sub> from R&D still.
- b) Re-install old still at Sterling road to supply S:HCl<sub>3</sub>.
- c) Include provision for vapor etch with straight HCl.
- d) Change to volume-control or positive pump liquid feed.
- e) Sort substrate wafers to narrower resistivity spreads.
- f) Eliminate handling of wafers with metal tweezers
- g) Pd purified hydrogen

EPITAXIAL PRODUCTION IMPROVEMENT MEETING -

Held: 11-6-62

Summary of Proposals:

1. Begin use of distilled trichlorosilane as soon as system can be fabricated and installed under direction of R&D.
2. Insure use of standard CCT graphite mandril.
3. Determine if present etch used by Materials gives pitting as compared to CP-8 etch.
4. Evaluate results of R&D 1341 runs using their distilled silane and wafers grouped in a resistivity range of .0062 - .0075 ohm cm.
5. Materials present results of 1341 yield from standard production.
6. Investigate correlation of IR versus metallurgical methods of evaluation epitaxial film.
7. Materials present vapor etching data.
8. Materials report on results of using tighter resistivity grouping of antimony substrates.
9. Miscellaneous improvements for production area:
  - (a) insure flowmeter control values after flowmeters.
  - (b) install coil stabilizers.
  - (c) place extra envelopes over mandrels when etching.
  - (d) use quartz flasks for distilled silane.

## Vapor etching:


Schroeder tried to use  $\text{SiHCl}_3 + \text{HCl}$ . He was able to get some polishing action.

He also showed that some types of crud are removed, but that others are not.

HCl etch as a std should be considered.

We have ~~data~~ evaluation on  $\text{Cl}_2$ , no  $\text{Cl}_2$ .

Schroeder on his new reactor.



Measured Si:O<sub>x</sub> contamination is way down. Et @ 3 l/month.

Capacity  $\approx 135$  wafers/hr.

at this rate, one reactor handles all the n-type.

Surfaces:

CP-6 - HAc  
CP-8

Belt mech -  $\text{QCeO}$ , 1<sup>st</sup> stage, pit free operation.

Metalization protection - Proj Rev. Mtng.

JPF: Status

Gurnid	Burns
Waring	Ludwick
Durmid	Moore
Perkins	Zerganay

M.D. SiO<sub>2</sub> over entire wafer. 50 FF's on life test in unsealed TO-5's.

Proven in coat SiO<sub>2</sub> & Al

Etch pattern in Al

Use Al for mask against SiO<sub>2</sub> etch 100 parts HNO<sub>3</sub>, 35 parts HF  
KPR - cont against over holes  
etch off the Al

∴ This represents two additional masking steps and two etaporation.

50 gates @ 125°C - no problem yet

Trying to do the etch with a single AMER masking.

Etch with HF, NH<sub>4</sub>F, HAc + H<sub>2</sub>O + HNO<sub>3</sub> or H<sub>2</sub>O<sub>2</sub>

Units were evaporated thru a mask. No problems related to the monoxide have been found

Glass:

L.S.

Spray pyroceram <sup>with</sup> then an airbrush then a metal mask.

Very thin - < 0.1 mils - v. hard.  
deutrify @ ~450°C in H<sub>2</sub>.

Problems:

1. flow-out of the glass onto pads - sintering

Schedule an evap. then mask:

Decide today a mask to wafer glass with pyroceram.

Run here next week

Mon. 1/16 by week after next.

56-800 A possible real improvement to the existing spec is possible with epitaxy. I.e., this could even be done without changing the operating point. This, however, is not making optimum use of the epitaxy.

On Next week: If or P Fe configuration due to trim S-element layout.

New Family 10ms, 3mw stuff

Objectives (in order of importance?)

1.  $< 10\text{ ms}$
2.  $< 5\text{ mw}$
3.  $> 200\text{ mw}$  worst case
4.  $-55^\circ\text{C} < T_A < 125^\circ\text{C}$
5. F.O. = F.I. = 5

Design acceptance tolerances

$\beta$	25 - 200
R (2 mil)	$\pm 20\%$
R (1 mil)	$\pm 35\%$
R matching	$\pm 5\%$
R temp tracking	$\pm 2\%$

Mark tolerances

Metal stripe - 1 mil min

0.75 " " separation for  $l < 3$  mil

1 " " clearance between

0.5 oxide cuts for length  $> 2$  mils


1.0 mil from isolation cut to act's area

.25 mil cut precision

full  $\frac{1}{4}$  mil alignment tolerance

∴ Circuit possibilities


1. NON saturating NOR
- " " MAED



This does everything that MECL does, only at lower power.

This looks like @ ~5 mW we get 10 n.s. best case, 40 n.s. worst case @  $T_{min}$ ,  $T_{max}$

LOGIC	$E_{pd}$	Pwr	Problems	N.T.
LCEM1(also)	10-40 20 m.s.	5 mW	$V_{ref} -$ (a bitch!)	200 mW ?
FICL <del>HICAT</del>	8-20 14 m.s.	3 mW	$V_{cc}$ must track w temp amplifier noise	$\frac{200 \text{ mW}}{g}$



11/26/62

Pressure Inducer Mfg  
(ref. NL II, 107 (9/12/62)

Pearson

Ply

Kalell

Blank

Thimil

17

10 units were presented & data on them

There were all the PTA (large geometry) type.

Units look good except for 0-shift. This is an order of magnitude too high.

Sensitivity is repeatable 255 mv/10v

Linearity -0.38% F.S.  $\pm$  0.09% (range of 10)

Hysteresis  $\frac{1}{10}$  had avg  $< 0.1\%$

Normal hysteresis 1<sup>st</sup> cycle  $\sim -0.3$  to  $+1.02$  @  $250^\circ$  (5 samples)  
 $-0.11$  to  $+0.47$  @  $250^\circ$  (5 ..)

3<sup>rd</sup>  $-0.06$  to  $+0.56$  from  $250^\circ$  units  
 $-0.09$  to  $+0.08$  for  $200^\circ$  units

Zero shift  $\sim 0.05\%$  typical, but non-linear  
 mask

The PTB gauges still needs some dialling to balance the bridges.  
 New masks using new techniques will be made.

Problems:

1. High temp joint between Si diaphragm + block
  - a) high temp epoxy — we will know in a couple of weeks.
  - b) electron beam welding.
  - c) glass has not worked well — an expansion coeff problem.

N.P. thinks that this is not serious. We will assume that if nothing untoward is discovered that the high temp epoxy ~~sists~~ works.

2. Need data on shake, rattle & roll
  - a) Vibration, effect/g and in free  $< 20$  ke?
  - b) Mechanical shock
  - c) Thermal shock
3. Life test
  - a) high T, high P 150% off P at full T ~~at~~
  - b) environment
  - c) Pressure cycling
  - d) T cycling

The PTB needs scheduling for a pilot run.

There is the possibility of a hot (w/o out Amelio) flush hydrogen.

DATE 11-8 1962  
EQUIP. USED  
TAKEN BY G. Held  
REQUESTED BY P. Lamind

**FAIRCHILD**  
SEMICONDUCTOR  
A DIVISION OF FAIRCHILD CAMERAS

AND INSTRUMENT CORPORATION  
**ENGINEERING DATA**

( ) ~~FET II~~ CLASS  
REMARKS Epitaxial N  
Type Channel  
GROUP XFE-62-10-1A

LOT No.	UNIT No.	0 I <sub>GO</sub> na 0hr	1 I <sub>GO</sub> na 60 hr	2 I <sub>GO</sub> na 100 hr	3	4	5 200°C storage 10V	6	7	8	9
1		0.22	0.02	0.01							
2		1.30	1.10	1.10							
4		3.30	2.90	3.0							
5		1.30	1.30	1.10							
6		0.66	0.60	0.60							
8		2.00	1.80	1.60							

DATE 11-22 1962  
 EQUIP. USED  
 TAKEN BY P. LAMOND  
 REQUESTED BY

**FAIRCHILD**  
**SEMICONDUCTOR**  
A DIVISION OF FAIRCHILD CAMERA  
 AND INSTRUMENT CORPORATION  
**ENGINEERING DATA**

( ) FT. EFET-1 CLASS  
 REMARKS Epitaxial  
 GROUP EFET-1 A

LOT No.	DE.	OP.	GR.	TYPE No.	CL.	TE.	COND.	DATE	ELAPSED TIME	SP.	SP.

LOT No.	UNIT No.	0 $I_{GO}$ Pa @ 5V	1 $V_p$	2 $I_{SD0}$	3 $g_m$ $\mu S^{-1}$	4 $V_n$	5 $R_n$	6 $BV$ $G(SD)$	7	8	9
1	10	5.8	840	240	16	2810 2.5		>50			
2	10										
3	10	6.0	800	230	15	2810 2.3		>50			
4	12	5.0	780	240	16	2810 2.5		>50			
5	9	5.8	800	265	14	2810 2.0		>50			
6	12	5.0	800	245	12	2810 1.5					
7	<10	5.2	620	235	12.5	1.65					
8	<10	5.4	820	255	14	2.0					
9	10	6.2	840	230	15	2.3					
10	12	5.65	800	235	15	2.3					
11											
12											
13	<10	6.4	830	230							
14	<10	5.6	820	240							
15	<10	5.2	790	250							
16											
17	<10	5.6	800	240							
18	<10	5.7	810	235							
19											
20	<10	5.6	840	230							
21	<10	5.7	850	240							
22	<10	7.7	880	230							
23	150	5.7	410	260	14						
24	120	5.7	790	250	15						
25											

DATE 11/26/ 1962

EQUIP. USED

TAKEN BY JB

REQUESTED BY

**FAIRCHILD**  
SEMICONDUCTOR  
A DIVISION OF FAIRCHILD CAMERA  
AND INSTRUMENT CORPORATION

## ENGINEERING DATA

( ) FT 0-1 CLASS A

REMARKS

GP/TAXIALS

GROUP

LOT No.	DE.	OP.	GR.	TYPE No.	CL.	TE.	COND.	DATE	ELAPSED TIME	SP.	SP.

LOT No.	UNIT No.	$I_{DSS}^0$ $V_{DS}=10V$ $V_g=0$ mA	$I_{GDS}^1$ $V_{DS}<10V$	$BV_{GDS}$	$V_P^2$ $I_D=1mA$ $V_{DS}=10V$	$g_m^4$ $V_{DS}=10V$ $V_g=0$ 1KC	$C_m^5$ $V_{DS}=10V$ $f=100Kc$ pF	6	7	8	9
1	1.35	6	73	6.1	290	1.4					
2	1.00	2	70	5.2	280	1.4					
3	1.18	17	67	5.2	300	1.4					
4	1.10	1	66	4.4	290	1.4					
5	1.30	1	68	6.0	275	1.4					
6	1.31	1	65	5.3	310	1.4					
7	1.06	2	62	5.3	255	1.3					
8	1.15	2	69	5.6	270	1.3					
9	1.25	3	70	5.8	270	1.3					
10	1.05	2	68	5.6	250	1.4					
11	1.20	2	67	5.4	280	1.4					
12	1.30	2	66	5.9	285	1.3					
13	1.40	3	65	6.5	280	1.3					
14	.245	4	66	2.5	195	1.4					
15	1.50	1	64	6.2	300	1.4					
16	1.20	1	64	5.2	305	1.3					
17	OPEN	—	—	—	—						
18	.490	1	68	3.7	220	1.2					
19	1.80	1	65	7.9	290	1.4					
20	1.70	2	80	7.5	290	1.3					
21											
22											
23											
24											
25											

# TO-5 standard

FT. U-1 CLASS B

REMARKS

EPITAXIALS

FAIRCHILD  
SEMICONDUCTOR CORPORATION

DATE 11-26

62.

TAKEN BY B. Worley.

EQUIP USED

## ENGINEERING DATA

LOT No.	DE	OP	GR	TYPE No.	CL.	TE	COND.	DATE	ELAPSED TIME	SP	SP
---------	----	----	----	----------	-----	----	-------	------	--------------	----	----

LOT No.	UNIT No.	C.T.										NOTES:
		0 $B/V_{DS}$	1 $I_{DS}$	2 $gm$	3 $R_N$	4 $I_{DS}$	5	6	7	8	9	
		$I_G = 1 \mu A$	$V_{DS} = 10V$	$V_D = 10V$	$E_N$	$V_{DS} = 5V$						
		V	$\mu A$	f=1KC	mV	mA						
1	65	6.8	299		2.9	1.4						
2	65	5.4	300		4.0	1.4						
3	65	3.8	299		2.8	1.5						
4	64	4.0	298		5.4	1.2						
5	64	84.	310		2.5	1.6						
6	66	4.0	298		4.5	1.3						
7	66	12.	300		3.8	1.3						
8	65	7.6	298		2.9	1.4						
9	65	19.	299		4.1	1.2						
10	66	4.8	300		9.8	1.2						
11	65	7.6	300		4.1	1.3						
12	64	10.	300		4.1	1.3						
13	64	4.6	300		4.7	1.3						
14	65	66.	298		3.1	1.4						
15	69	5.6	300		4.5	1.3						
16	60	4.0	300		2.3	1.5						
17	58	4.8	280		3.5	1.4						
18	64	4.0	290		4.3	1.2						
19	62	30.	310		4.1	1.4						
20	63	4.4	310		5.6	1.3						
21	64	3.8	310		3.1	1.4						
22	62	3.0	300		4.4	1.3						
23	63	3.6	300		2.5	1.5						
24	62	4.4	300		2.4	1.5						
25	63	4.6	290		3.7	1.2						

Status:

Material: asked for


$$\rho \approx 1.5 \text{ ohm-cm}$$

$$t \approx 3\mu \text{ (2.5-3.2) by grav + stain}$$

$$\text{substrate } \approx 0.2 - 0.3 \text{ ohm-cm}$$

 $V_I$  variation of 20% over a wafer

50% around a row



Yost	Levitt
Pyle	Brennan
Finn	Cole
Barrett	Billman
Ferguson	Sauter
Rogel	Schindler
Gubbins	
Ypm	

Prime has only 4 rows - and one of these is only 2 rows.

Blank Wafers are sorted for  $V_I$  and poison adjusted for the thin under the assumption that whole variation is thickness rather than doping.

Status of runs (from documents)

FFET - 1 - Test chip thin, rest of dice not - all from one epitaxial run

11/30 2 - Test chip Pois not - rest at gate diffusion

12/3 3 - " " " "

12/4 4 - T.C. in backlap - } 1st chip thin die not by 11/30

12/5 5 - " " " "

12/6 6 - " " " "

12/7 7 - " " " "

12/8 8 - " " " "

 $V_I$  sorted
 


9 -	2 <sup>nd</sup> mask
10 -	2 <sup>nd</sup> mask
11 -	2 <sup>nd</sup> mask

These were dipped.

Other by Leistiko were V-2's, a similar process, but


The V-1's were all from one test chip.

Life test data:



stored at 200°C. After — for 3 months out of 20 had 100 go up from ~5 pa to ~100 pa. - But the oven turned out over the weekend.

Bannister did



no failures in 60 hrs no 100% by cutoff after in a few minutes.

Material:

Find ~ 100 good wafers during the next week  
New vendor, Sterling Rd. - 5 mm. ~5 wafers from each  
run to here, hold rest in bonded reserve. Try to do  
during next couple of weeks.

Make some on regular vendor on Mt. View.

Summary:

Hal + Leo to work at RD to get ramp out on schedule  
For news gets  $\approx$  100 representatives with ASAP to life test.

ROBE Meeting 11/27/62

Song  
Feyen  
Hill  
Blane  
ToluRobinson  
Moore  
McCall

21

Pinkob density: 4200 runs  $\sim 55 \text{ mm}^{-2}$   
 small geometry in mask area ( $\sim 25$ )  
 ML runs  $\sim 50-60 / 55 \text{ mm}^{-2}$  on regular stuff  
 some of them double spun stuff in  $\sim 20$ .  
 (Paul Hill is running some<sup>1/4</sup> of these in his area ~~in~~ masking)

Chrome masks: Being held up on 4200 because of potential problems  
 with scalloped edges. <sup>parameter distribution</sup>

Some 1250's made in ~~old masking~~ had bad low contrast.  
 Examination of these showed no special correlation with masking  
 resolution, but a whole lot of other problems.

Methylborate: R&D is using it on  $\mu$  electronics yet.

Chrome mask status - Robinson

A separation of  $\sim 3$  mils between chrome mask and wafer gives a very  
 wavy fine edge.

Gene shows that some of this can be gotten with photographic masks.

However, it is true that there is more loss of resolution with  
 the chrome mask than with the emulsion mask.

Suggested experiments

1. Get some optical jig results so that contact is good. Proc. Dev.
2. Try ~~laser~~ laser coated Cr. mask.
3. Selected glass substrate
- 4.

It is suggested that this problem might be a multiple reflection problem.  
 This sounds good.

 Paul is laying out experiments to look at last week's pipe problem.

A wafer after predep, before diffusion was cut in half.  
Dividers were checked before and after. ( $\frac{1}{2}$  each)

	before	after
Total checked	50	51

pipe	14	28
------	----	----

non BC	5	12
--------	---	----


in breaches	9	11
-------------	---	----

Thus Sang concludes that this is a significant source of pipe.

Next meeting on Monday afternoon - 2:00

PINHOLES PER .055" X .055" SQUARE

116 - SINGLE SPIN





CODEX BOOK COMPANY, INC., NORWOOD, MASSACHUSETTS.  
PRINTED IN U.S.A.



NO. 41-231, 20 DIVISIONS PER INCH BOTH WAYS,  
300 DIVISIONS BY 3 SECTIONS OF 100 DIVISIONS EACH.

116 - DOUBLE SPIN







PINHOLES PER .055" X .055" SQUARE

CODEX BOOK COMPANY, INC., NORWOOD, MASSACHUSETTS,  
PRINTED IN U.S.A.



NO. 41-231. 20 DIVISIONS PER INCH BOTH WAYS.  
300 DIVISIONS BY 3 SECTIONS OF 50 DIVISIONS EACH.







NO. 41.231. 20 DIVISIONS PER INCH BOTH WAYS. 300 DIVISIONS BY 3 SECTIONS OF 50 DIVISIONS EACH.



CODEX BOOK COMPANY, INC., NORWOOD, MASSACHUSETTS.  
PRINTED IN U.S.A.



PINHOLES/PATTERN



NPN

Section Meeting : 11/28/62

23

Engwall  
Van Ness  
Jols  
Blome

Chrome masks

Equip Mask making  
Test pattern  
Engwall memo  
Visible tester

Chrome masks:

Equipment: An etch jig plate holder

Need ~ 28 ea of 2 types - Run ~ \$2000 - Jig getting expensive

Quantitative study of pin hole.

A large quantity of plates must be checked.

We will make a integrating counter of pinholes and continue to check on the individual

Chrome mask making is in pilot line room. There is room.

Mask making: Need stepping switch replacement.


Accuracy on machine is better going from 1 → 0 rather 0 → 1.  
Can get a total speed of  $\approx$  factor of 2 less. It is also faster this way.  
Can do 9/min rather than 5.5/min. This asymmetry is the result of faulty servo valves.

All switches will be replaced next week.

The m

The d

Engwall



MASTER  
TP3 20A1  
40X Obj. 6 sec. Exp.  
475X Mag.  
12-12-62  
SMF

Sedan Meeting : 11/28/62

23

Engvall  
Van Ness  
Jols  
Blone

Chrome masks

Equip Mask making  
Test pattern  
Engvall memo  
inkle tester

Chrome masks:

Equipment: An etch jig plate holder

Need ~ 28 ea of 2 types - Run ~  $\frac{1}{2}$  2000 - Jig getting a little

Quantitative study of pin hole.

A large quantity of plates must be checked.

We will make a integrating counter of pinholes and contours to check on the individual

Chrome mask making is in pilot line room. There is room.

Mash making: Need stepping switch replacement.

Accuracy on machine is better going from 1 → 0 rather 0 → 1.  
Can get a total speed of  $\approx$  factor of 2 less. It is also fast this way.  
Can do 9/min rather than 5.5/min. This accuracy is the result of faulty  
zero valves.

It is still to be tested next week.


The m

The de

Engvall

14 mm  
first pattern  
second field

mm 90° →



SUBMASTER

TP3 20A1  
(40X obj. 6 sec. Exp.)

12-12-62 SMF

75X

L20912A

Sedan Meeting : 11/28/62

23

Engwall  
Van Ness  
Jols  
Blone

Chrome masks

Equip Mask making  
Test pattern  
Engwall memo  
Visible tester

Chrome masks:

Equipment: An etch jig plate holder

Need ~ 28 ea of 2 types - Run ~  $\frac{1}{2}$  2000 - Jig getting a little

Quantitative study of pin hole.

A large quantity of plates must be checked.

We will make a integrating counter of pinholes and counters to check on the individual

Chrome mask making is in pilot line room. There is room.

Mash making: Need stepping switch replacement.


Accuracy on machine is better going from 1 → 0 rather 0 → 1.  
Can get a total speed of  $\approx$  factor of 2 less. It is also fast this way.  
Can do 9/min rather than 5.5/min. This accuracy is the result of fully  
zero valves.

It is still to be tested next week.

The m

The de

Engwall



TP3 2041 Working Plate  
40X obj. (sec. exp.)  
12-12-62 SMT  
475X  
L20912A

Section Meeting : 11/28/62

Engwall  
Van Ness  
Jols  
Blome

23

Chrome masks

Equipment  
Mark making  
Test pattern  
Engwall memo  
Visible tester

Chrome masks:

Equipment: An etch jig plate holder

Need ~ 28 ea of 2 types - Run ~ \$2000 - Jig getting estimate

Quantitative study of pin hole.

A large quantity of plates must be checked.

We will make a integrating counter of pinholes and continue to check on the individual

Chrome mask making is in pilot line room. There is room.

Mash making: Need stepping switch replacement.

Accuracy on machine is better going from 1 → 0 rather 0 → 1.  
Can get a total speed of  $\approx$  factor of 2 less. It is also faster this way.  
Can do 9/min rather than 5.5/min. This economy is the result of faulty servo valves.

The new stage will be ready next week.

The manual SoR camera is out of order. It must be re-auto color.

We check to see if we can get rid of row & column in in mil.

L20912A

Engwall on pinholes:


Work to start here

24 Oct 28, 1962 - Growth evaluation,

Winton  
Roder  
Sah  
Moore

Experiment to evaluate diffusion constant of substrate  
into film:

Take grown film + bed for various t's



If these follow a TDT, then a D is good number

Film thickness :

We have several techniques

Texture lens

Oxide

Stain

I.R.

Pupil deviation from flat

The oxide masked wafer will do the job. It will be done.

Higher Ga conc.

Before Roder goes on vacation we want to answer the questions:

Is the diffusion constant in the film higher than in  
the substrate on films grown at as low a T as possible?

at the regular growth temp?

1/29/62 Quickly pl meeting

Final figures  
Tin  
leads  
Copper

25

Seeds emitter follower:

One run thin. Re distribution: 10% tlb -510 }  
                            90   -830 } These were 1 mil resistors  
                            max 1200 }  
S units (600 nominal)

B distribution 30 - 130

Questions? Feed Can yield on room?  $\frac{25}{31}$

Size of S element? — Does on 70 mil chip  $\frac{200}{25}$  (or 75 now)  
Die yield — all good

The oscillation problem theoretically exists, but no evidence of even any overshoot has appeared.

Essentially all the logic done  $\hat{\epsilon}$  pl can be done with these.

17 ms @ -55 °C

24 ms @ 125 °C

#### Advantages

Performance - ok speed fast  
Size - ok min in: larger  
Yield - ok big advantage

#### disadvantages

Cat crow on DCTL and influences my family  
Changes in logic:  
a) Problem of coupling a C to an S — ~~unfamiliar~~.  
b) Parallelizing ~~an~~ ~~an~~ output  
c) Maturing C's is indifferent.  
d) People who handle gates are in trouble.

S chip size ~~Added lead bond to G element. Possible need for two G's.~~

75

70

-60 55

8 est 60

#### Comparison

DCTL, grid isolation

SSC, " "

DCTL, epi

SSC, epi.

A second run is in the mill. We don't know where, but it will not be thin in the next few days.

This does not provide a dried retyping. If one were making a new family, it would include this.

Seeds recommends consideration of switching to epitaxial pl direct replacement. If good yields and 100 mrs.

Fairings on epitaxial devices.

Low power gates & extra leads brought out  
in T-I's, epitaxial. All high  $\beta$  devices





a) GY gate & optimal resistors  $\pm 20\%$  R's over range  $R_c = \underline{750}$ ,  $R_f = 450$   
get F/I, F/O 5, 3 & 20mw N.C @ 125  
0mw N.C @ -55  
Est  $> 75\%$  yield for A spec, rest B's for  $\beta = 40 - 160$   
10mw, 19mw tp  
~~Gates~~

b) May at  $575\Omega$ , grid resistors, take yield loss to 65% don't.

c) Epitaxy & T-I gates  $575\Omega$  is best  $R_c$  (d)

Don was reporting upon was the apparent low temp advantage of this that looked  
like  $\text{d} \downarrow$ . This is a fraction of the advantage, it turns out.

Possible paths



O is present

a is non-gate GY gates,  $750\Omega$   $R_c$ ,  $R_f = 450$

b " " " " , 575 , 350

c " epi T-I , 750  $\Omega$  ,

d " " " " , 575 ,

Nov. Dec 3, 1962 - Monday night meeting

Grimm  
Selby  
Jorgenson  
Lamont

Moore  
Farina

27

Review Z-transistor:

B VCE @ 5,1 Rcs

GY

Z

Only 1 unit of the test vehicle had all four Ktots hooked up after assembly. On this one the Z was better than GY on VCE VCE 5,1

Z <sub>1</sub>	175
Z <sub>2</sub>	190
GY <sub>1</sub>	200
GY <sub>2</sub>	225

Of 11 GY's, range was 170-230 mw  
of 6 Z's, range 175-220 mw

The Z's, as expected had lower X<sub>min</sub>. There were non-uniform.

GY X<sub>star</sub> - GO-GO for std vdo.

New family:

The charters look rough. The 10ns, 5mw, 200mw may be out of the question.


5 nsec, 10 mw      } both look "feasible", but require differently,  
25 nsec, 3 mw

P.F. — Run down on his pipe work - up to base diffusio's

Großbauer (@ Schottky) blames them on atmospheric contamination. He thinks they are a diffusion phenomenon.


Song	Siunis
Hill	
Fob	
Flint	
Mores	

P-containing contamination




1. If into a B-diffused layer and starting at same time one gets a cylindrical pipe.  $C_{sp} > C_{SB}$ ,  $\overline{Dt}_p = \overline{Dt}_B$

2. If  $\overline{Dt}_p > \overline{Dt}_B$ ,  $C_{sp} > C_S$ , get an ellipsoid of resolution




3. If  $\overline{Dt}_p < \overline{Dt}_B$ ,  $C_{sp} < C_S$



Points, experimental are numbered

1. The incidence of pipes is a function of bulk doping. It gets larger with increasing bulk doping. This observation is based on many isolated runs, no split runs. Bob Song points out that 4205 is worse than 4200, however. P.F. will either find data on a split run. Either old, or he will re-do.
  2. In every case (~20 pipe) the electron probe has shown P. lone up to 1000 ppm.
  3. The silicon concentration does not seem to drop more than a few percent at most. (Therefore one concludes that they do not represent a separate phase.) In some recent samples it looks more like 10%.
  4. Many of the pipes show a pink fluorescence. VfC feels that this is almost certainly a glowy layer.
- Typical
- 
- Pink — blue fluorescence
5. Approximately half of the pipes have shown heavy metals - Cu, Zn, Fe, Ni.
  6. Discrete spots of metal exist on the surface of the wafers. Very patchy, but it does not necessarily associate with pipes.
  7. In the metal Fe + Ni associates and Cu + Zn associates.
  8. The metals are being found on etched wafers.



FAIRCHILD SEMICONDUCTOR  
Inter-Office Correspondence

To: D. Yost  
R. Fouquet  
N. Walker  
R. Robinson  
S. Fok (R&D)

December 3, 1962

From: Paul Hill ✓

Subject: Minutes - Chrome Masks 4200, November 23 Meeting on Resuming Chrome Mask Usage.

Subject of Meeting: Re-instatng 4200 use of chrome masking in production.

1) Major objection to current usage:

- a) Oxide cutout resolution is poorer than those obtained from emulsion masks (see exhibit I).
- b) The effects of pattern resolution as in exhibit I may have significant parameter shifts as yet unknown.
- c) A production classification yield loss is possible due to irregular oxide cut-out patterns.
- d) Belief that irregular edges tended to increase KPR lifting during aluminum etching.

2) Approach the chrome mask implementation:

- a) Run no more chrome masks until classification yields of chrome mask vs. emulsion mask units have been evaluated.
- b) On the basis of Process Development work showing degree of irregular oxide cut-out patterns is a matter of degree to which mask image and wafer contact is made, run no more chrome masks until the contact problem is solved (mechanical masking). See exhibit II.

3) Required:

- a) Pressure pad for wafer on mechanical alignment (N. Walker).
- b) Classification results on 3000 wafers processed on 4200 line with chrome masks, (R. Fouquet).
- c) Test on degree of scallop edges vs. parameter change or degradation (R. Robinson).
- d) De-bug pressure pad mechanical masking device of item (a) and equip 4200 masking stations with the device.

4) On 4500 devices the same requirements are assumed to also apply.

  
Paul Hill

KEY TO EXHIBITS

EXHIBIT I - Oxide Cut-Out Resolution at 500X

<u>Fig. No.</u>	<u>Subject</u>
61	4200 Base pattern using emulsion mask
62	4200 Base pattern using chromium mask
63	4200 Emitter pattern using emulsion mask
64	4200 Emitter pattern using chromium mask

EXHIBIT II - 1340, 4th Mask Pattern at 200X

<u>Fig. No.</u>	<u>Subject</u>
33	1340 Chromium Mask
34	Oxide etched wafer showing progressively
35	Poorer edge definition from the left (Fig. 34)
36	To the right (Fig. 36) edge of a warped wafer

FIG 33




FIG 34




FIG 35




FIG 36




FIG 61




FIG 62




FIG 63





FIG 64



9. Edge dislocations do not correlate with pipes.
10. We can now develop the small, circular dislocation loops in all oxidized wafers (no other). None have been seen in un-oxidized wafers.  
Phil thinks these are important in pipes.
11. Pipes were made by putting various salts on  $1,10^{-2} \text{ to } 10 \text{ cm}$ . Only the  $10^{-2} \text{ cm}$  got pipes. These were put on C atoms. Correlation with spots was shown.

Program:

Look at segregation at all stages for by electron probe.

Look at loops in core, depth, metal evaporation.

Surface contamination studies

12. Pipes usually have visual spots. Spots don't show pipes.

Lang program

1. Split between Flint pipe & process.

2. Proposed mechanism:

Weak area on sloped region of oxide edge due to boron doping.

Experiment to segregate by visual observation along and across edge and compare density.

2. Metal leaves oxide to start C step edge.
3. strip and re-grow

3. The Ni plating does it (an impurity?).

1. Evaporated Ni

4. Putting during base deposition

1. Make basal pitches over to compare.

5.

Meet again in 5 weeks + 1 day - Jan 8.

30

12/4/62

## Thin film resistors for picots

Sah  
Ngata  
KrisDominick  
Campbell  
MooreResistor in 100 - 200  $\Omega$   $\square$ 

Candidate:

1. Nichrome
2. Cr-SiO cermet
3. Rebenium (preliminary data not encouraging)
4. Ta - we know nothing at present

Nichrome:

Q. 300° substrate seem to cause problems.

Q. Most like variable. Structure

- a) Impurity content from ambient deg. vap.
- b) Microstructure of film.
- c) Tungsten content
- d) (Substrate contamination?)
- e)

Process

Rate and ambient of evap.  
Substrate temp., rate of deposition  
Analysis - not thought except - by de-

Cr-SiO - cermets:

We have used 2 sources and electron beam heating.  $R/\square$ . 300 - 20,000  $\Omega/\square$ 

BUT - unpredictably

Etching in CP-6. or can be done with Al negative.

T.C. ~ 200 - 250 ppm @ 5  $\Omega/\square$ .Cold substrate evap. "Alloy" cycle change by 50%

The only possibility to (that I can see) to get this working is to get over to a monitored system.

Proposed program.

Get to a microwave film where  $\text{VI}$  varies predictably  
to within 1%.

- 1 High substrate temp.
- 2 Controlled oxygen ambient during cap
  - a) High substrate
  - b) Low ..

Check these out this week. After that we will get the rest checked out.

Henry Rausz has done some  $\frac{1}{2}$  mil resistors in HCl (dil) etch

10 - 90%	$\frac{\Delta R}{R}$	8 - 17%
10 - 90%	$\frac{\Delta R}{R}$	1.2 - 7%

Don Deans

32 Dec 4, 1962 - Epitaxial Meeting


Cole  
Schroeder  
Gupta  
Martin

Wright  
Ferguson  
More

New reactor evaluation:

First 1341 evaluation at the port, ~~seven~~ runs, 3 thought to be within range - they were.

The evaluation is an opposite conductivity super goes like



Summary: 1321-1311 being done  
Want more 1341

From now on, they will run ~10% on the new reactor. Dick Cole feels that by the end of December a majority of the N-N<sup>+</sup> material will be run on the new machine.

Schroeder says that 0.3% difference is 10 between where m^- starts and m<sup>+</sup>.  
1341 line might accept 100% next week.

It looks like we are evolving into this system rapidly. Change will be evolutionary.

Present System: running 50% out of 83% possible  
58-59% on m<sup>-</sup> type  
the 1713 material made the other try.

The P-P<sup>+</sup> is a problem. Still a 30° spread of T.

My agenda for today.

Last time everything hinged on the new reactor evaluation, and estimates of time necessary to switch & after decision to switch.

So ∴ 1<sup>st</sup> discussion - Evaluation of new reactor system

- a) # of runs
- b) type
- c) results thru evaluation
- d) " " device

2<sup>nd</sup> discussion of further evaluation required.

3<sup>rd</sup> date for decision concerning switch

4<sup>th</sup> time scale for switch after positive decision.

B. Discussion of advisability of making changes in the existing systems in view of A above.

1<sup>st</sup> present status

- a) overall yield
- b) targetability
- c) spreads

2<sup>nd</sup> possible changes to consider

- a) still installation — not necessary now
- b) HCl vapor etch — being done
- c) silane feed system —
- d) new reactor flange system —
- e) Better temp distribution —

12/4/62


Littton revisited -VAX

33

Need ~100 pieces of 3 different circuits.

Package: flat

All in one package:



& bad over

Conclusion:

If this is the hottest job of this general type likely to be around in the next 4-6 months, we should have the guy come up to talk to us.

Pete Shirk will talk to Graham, etc., to see.

# 34 Epitaxial project review - R&D. 12/5/62

Wright  
Saly  
Gurnick  
Ferguson

Think on problems:

## Surface preparation -

in situ HCl etching sometimes gives nonplanarities

Our CP-8 etch seems to be as good as any.

1. The in situ etch is being studied as variables. (Easier to do)  
I.e., rate of removal as SiHCl<sub>3</sub> and HCl flows.

A powerful technique to photograph defects is now available.

## 2. Evaluation

Thickness methods being compared.

Profiling: The technique is working. We have no data on that is consistent.

Tie down substrate effects on profile of n-type films.

1. On low doped n or on high p.p.
2. Sb doped substrate , Sb predoped all over, "small spot", 0.006, 0.05
3. As .. .. .. 0.006, 0.05
4. P .. .. .. maybe?

Film resistivity. - No good ideas.

## 3. System:

a) O-ring = three liquid feeds

b) horizontal reactor - no advantage at present

## 4. Equipment.

We want to end up with

1. D.D. with their own reactor
2. Facility for
  - a) Reactor & system development
  - b) Ford studies
  - c) Spent structure
  - d) Service

+ Other materials

Started in June

Now-

- a) Move service part of plant #2 RF to #3 with new reactor
- b) Order W.G. reactor for installation in #3 (60 days, est)
- c) Get Talbot to clean up the #2 portion to his needs
- d) " " " continue to run in #2
- e) Have JPF order a RF generator
- f) Get Wright people!

Out 30 days

- a) Consider ordering two more W.G. reactors, one for Dev. Dev., one for service, etc.


36 Metal base amplifiers-Proj 177

12/5/62

Sherman  
Bitterman  
Sohl  
Gwinil  
Moore

Surface state study at metal - semiconductor surface shows  
very interesting result (after Atalla & Andre)

## METAL BASE TRANSISTORS



C. B. Johnson  
A. S. Sofia  
12-5-62

PROJECT 177 - METAL BASE TRANSISTOR - A. N. Saxena & C. A. Bittmann

I. METAL-SEMICONDUCTOR BARRIER STUDIES

A single crystal of Si was cleaved in the vacuum system while Au was being evaporated. Thus an atomically clean Au-Si contact was achieved. The thickness of the Au film evaporated was  $\sim 330 \text{ \AA}$  as monitored by the resistance monitor. Using a concentrated solution of black wax in T. C. E. in a syringe, small dots of black wax were put on the Au film without touching or scratching it. Au film outside the dots was etched away, thus obtaining islands of Au on Si. Capacitance as a function of bias was measured and diffusion voltage was determined. This is plotted in Fig. 1 (which is similar to Atalla's plot) if we use the ordinate  $(\Phi_M - \Phi_{Si})$  on the right, and if we use the ordinate on the left, we get a plot of diffusion voltage versus the Fermi level in Si as suggested by Sah. The  $45^\circ$  straight line corresponds to zero charge in surface states, i.e.,  $Q_{ss} = 0$ . For n-type Si without the oxide, we will have  $\text{Au}^+$  on surface and  $Q_{ss} < 0$ . Thus, the diffusion voltage  $V_o$  given by

$$V_o = \Phi_M - (X + V_F) + \frac{2\pi q N_D K \delta^2}{K_s^2} - \frac{4\pi \delta Q_{ss}}{K_s}$$

will be larger for Au-Si (cleaved-not oxidized) case than for Au-Si (oxidized) case. To verify this, the other half of the cleaved Si crystal was oxidized in room air for  $\sim 72$  hours (left over the week-end). A Au film, again  $\sim 330 \text{ \AA}$  thick, was evaporated on the cleaved-oxidized Si surface and the above procedure repeated. The diffusion voltage obtained for this case is plotted in Fig. 1 which is found to be less than that obtained for the cleaved-not oxidized Si surface.

On p-type Si without oxide, we should have  $\text{Au}^+$  on surface and  $Q_{ss} > 0$ . Thus the diffusion voltage  $V_o$  for Au-p Si (cleaved-not oxidized) case should be less than for Au-p Si (oxidized) case. A p-type Si crystal is being obtained in the proper shape to do this part of the experiment.

The above measurements were also done on photoresisted Si surface, which was previously oxidized. The diffusion voltage obtained is plotted in Fig. 1. Also plotted in Fig. 1 is the diffusion voltage for samples obtained by displacement plating of gold on "N" type silicon by the technique previously reported by Bittmann. Gold ions are added to the oxide etch in this process. The gold displaces Si atoms as the oxide is etched off the Si surface.

The Spectral photoresponse of the various units was determined with Rudy Dyck's help using his experimental setup. The general behavior of the Response per incident photon versus  $\lambda$  (in  $\mu$ ) curve is similar to that published by Crowell et. al. (Phys. Rev. 127, 2006 (1962)). Response measurements done by Crowell et. al. and by us are in arbitrary units and not absolute. A plot of square root of response per incident photon versus photon energy (in ev) would yield the threshold energy for the Au-Si barrier. Crowell et. al. find a value of 0.795 for the Au-Si (cleaved) case from a set of curves for different Au thicknesses whereas our value comes out to be about 1 ev as determined from data on one Au film thickness, i.e., 330  $\text{\AA}$ . Data for other Au film thicknesses will be obtained soon from which the mean free path for "hot" electrons in the Au film can be estimated.

The cleaving jig developed some trouble recently crushing rather than cleaving the Si crystals. It has been re-designed.

## II. METAL BASE TRANSISTOR

### A. Schottky Emitter

Schottky emission from Si-Au junction or In-CdS junction will be used for emitter. CdS has been obtained which will be evaporated on the metallized glass slides at first and diode characteristics will be studied. Tungsten boats are being coated with  $\text{Al}_2\text{O}_3$  from which CdS will be evaporated (resistance heating). Electron beam evaporation will be done when the gun is installed in the system.

### B. Collector

CdS will be used as a collector when Si-Au is used as an emitter and vice-versa for these initial studies.

### C. Contact Problems



Since Au lifts off the  $\text{SiO}_2$  surface, an annular ring of Al over  $\text{SiO}_2$  will be used as a support for Au film and to prevent the lifting of the latter. This method gave an unexpected bump in the I-V plot of Au-Si surface barrier diode as observed sometime ago by us. This bump has not been investigated in detail yet. However, a modified etching procedure is being tried to see whether we still observe the bump or not. This involves oxidation of Si, evaporation of Al on  $\text{SiO}_2$  layers and then etching holes through Al and  $\text{SiO}_2$  layers simultaneously in one etching step. A run is in process.

### III. SCHOTTKY EMITTER DIFFUSED BASE SILICON TRANSISTOR

This idea, first proposed by C. T. Sah, consists of diffusing a very shallow base on which a Schottky emitter is used. A run has been started with the help of Gary Parker in which Au-Si will be used as a Schottky emitter.

### IV. ELLIPSOMETER

The table for the ellipsometer arrived minus a few parts. It is understood that, at the time of writing this report, the missing parts plus the right parts in place of wrong ones have arrived and the assembly of the table is under way. Messrs. Rudolph & Sons are supposed to call us any day now when they put the ellipsometer on the plane because we are supposed to go to the airport and pick it up.



- → Cleaved Si
- ▽ → Cleaved - Oxidized Si
- X → Photoresisted Si
- ◻ → Displacement Plating

FIG. 1

100

Nov 30, 1962

MBT EP #1 (Photoreist - 30 mil dot)

Die attach done  
with low temp.  
In solder ( $<100^{\circ}\text{C}$ )


C. Bittman  
A. Saxena


R

SEMI-LOGARITHMIC  
KEUFFEL & ESSER CO. MADE IN U.S.A.  
5 CYCLES X 70 DIVISIONS

K<sub>α</sub>


RESPONSE PER INCIDENT PHOTON  
(Ampere/Second)





OXIDIZED - PHOTORESISTED  
Au EVAPORATED  
~~ZnO~~ SAMPLE


MBTEP # 1 (30 mil dot)



Nov 23, 1962


Run no: MBTC 3 (oxidized)

C. Barthman  
A. Slezacek




Nov 23, 1962.

Run no: MBTC 3 (oxidized)




CLEAVED AND OXIDIZED  
Au on Si  
9-21-62  
A. SAXENA  
C. BITTMANN




Nov. 26, 1962

MBTC 3 (cleaved - not oxidized)

C. Billman  
A. Saxena







MBTC 3  
Au on Si  
CLEAVED  
(NOT OXIDIZED)

C. Bittman  
A. Saxena.

Nov. 26, 1962





PROJECT REVIEW - PROJECT 178

PROBLEMS, POSSIBLE SOLUTIONS, AND REQUIREMENTS

— // / —

I. MAGNETIC FILMS

A.  $\frac{H_c}{H_k} \sim 1$  is presently not available at  $H_c$ ,  $H_k$  of 5 - 10.

- Solutions: (1) adjustment of evaporation parameters  
(2) adjustment of impurities in the alloys  
(3) substrate surface control.

B. Array uniformity requires improvement.

- Solutions: (1) above (1)  
(2) above (3)

Requirements: 1 vacuum system (18" bell)  
1 experienced engineer or MTS  
1 experienced technician.

II. PROTOTYPE DEVELOPMENT

A. Adherence at Ag-SiO<sub>2</sub> and SiO-Cu: interfaces are poor and maybe the permalloy - SiO interfaces also.

- Solutions: (1) Improvement of technique  
(2) Variation of insulators and conductor materials  
(3) Variation of etching solutions

B. Pinholes are due to atmospheric dirt, substrate imperfections and SiO splatter.

- Solutions: (1) Dust free hood and a good method  
(2) Substrate coatings (SiO)  
(3) Splatter preventing source for SiO

C. Masking and Etching procedures have to combine mechanical and photoresist masking. Need a KPR remover compatible with copper or use another metal for conductors. Need etching solutions that will not lift the films.

- Solutions: (1) Need better etching solutions  
(2) Will have to use thicker aluminum films for conductors.

Requirements: 1 Vacuum system (18" bell)  
1 Experienced engineer or MTS  
2 Experienced technicians.

PROJECT REVIEW - PROJECT 178

III. FUNDAMENTALS

A. Magnetic films and switching behavior are not understood.

- Solutions:
- (1) Bitter pattern observation of domains
  - (2) Correlation of magnetic and metallurgical properties
  - (3) Correlation of stress and magnetic properties
  - (4) Sensitive torquemeter measurements

Requirements: Sensitive torquementer

1 experienced MTS

IV. PRACTICAL SYSTEM AND JIGGING FOR "PILOT LINE" MEMORIES

Requirements: 1 large vacuum system

1 experienced engineer

1 experienced technician

### THIN FILM DEPOSITION

The present rate of progress in solving the formidable problems of deposition of film and conductor arrays makes timely completion of a thin film memory as previously proposed unlikely (per memo "Development Plan for a Magnetic Thin Film Memory" to V. H. Grinich dated 8/31/62 by H. A. Perkins). Aside from the delay in acquiring the requisite thin film technology, the effectiveness of circuit and system design is greatly hampered by lack of a memory film array model. The locally available film technology is being reviewed in an attempt to provide a useful interim model of lower storage density which does not require high coercivity magnetic material or a deposited conductor matrix (the most formidable problems at present). The intention is to provide a test vehicle hopefully permitting effective circuit and system work to continue while deposition problems either are solved or the probable eventual limits of our thin film capability are more clearly defined.

Since  $30 \times 60$  spots exhibit some switching on the dynamic tester, and presumably should have  $H_C$  compatible with  $H_D$ , the following program should be pursued for the next few weeks (also mask exists):

1. Lay down Cu-SiO-Cu to finish present experiment until electromagnet is ready.
2. Lay down Ag-SiO-NiFe ( $30 \times 60$ ) (spots thru mask)
  - a. To evaluate spots over ground plane dynamically
  - b. To permit making an overlay breadboard so that some approximation of the storage matrix problem is available for circuit and system development.
3. Lay down Ag-SiO-NiFe in continuous films.
  - a. Evaluate unetched with looper and dynamic tester
  - b. Etch  $30 \times 60$ , and  $10 \times 20$  spots and re-evaluate
4. Determine means to get  $H_C$  as high as we are able with other usable film properties (hopefully  $> 5$  oe).
5. Determine techniques to get rid of pinholes thru oxide so that conductors may be evaporated on assumption that (1) above will disclose such a problem.
6. After (4) and (5) are solved, try to make complete  $1 \times 1$  " spot and conductor array per proposed design.

### THIN FILM DEPOSITION

The present rate of progress in solving the formidable problems of deposition of film and conductor arrays makes timely completion of a thin film memory as previously proposed unlikely (per memo "Development Plan for a Magnetic Thin Film Memory" to V. H. Grinich dated 8/31/62 by H. A. Perkins). Aside from the delay in acquiring the requisite thin film technology, the effectiveness of circuit and system design is greatly hampered by lack of a memory film array model. The locally available film technology is being reviewed in an attempt to provide a useful interim model of lower storage density which does not require high coercivity magnetic material or a deposited conductor matrix. (the most formidable problems at present). The intention is to provide a test vehicle hopefully permitting effective circuit and system work to continue while deposition problems either are solved or the probable eventual limits of our thin film capability are more clearly defined.

Since  $30 \times 60$  spots exhibit some switching on the dynamic tester, and presumably should have  $H_C$  compatible with  $H_D$ , the following program should be pursued for the next few weeks (also mask exists):

1. Lay down Cu-SiO-Cu to finish present experiment until electromagnet is ready.
2. Lay down Ag-SiO-NiFe ( $30 \times 60$ ) (spots thru mask)
  - a. To evaluate spots over ground plane dynamically
  - b. To permit making an overlay breadboard so that some approximation of the storage matrix problem is available for circuit and system development.
3. Lay down Ag-SiO-NiFe in continuous films.
  - a. Evaluate unetched with looper and dynamic tester
  - b. Etch  $30 \times 60$ , and  $10 \times 20$  spots and re-evaluate
4. Determine means to get  $H_C$  as high as we are able with other usable film properties (hopefully  $> 5$  oe).
5. Determine techniques to get rid of pinholes thru oxide so that conductors may be evaporated on assumption that (1) above will disclose such a problem.
6. After (4) and (5) are solved, try to make complete  $1 \times 1$  spot and conductor array per proposed design.

### THIN FILM DEPOSITION

The present rate of progress in solving the formidable problems of deposition of film and conductor arrays makes timely completion of a thin film memory as previously proposed unlikely (per memo "Development Plan for a Magnetic Thin Film Memory" to V. H. Grinich dated 8/31/62 by H. A. Perkins). Aside from the delay in acquiring the requisite thin film technology, the effectiveness of circuit and system design is greatly hampered by lack of a memory film array model. The locally available film technology is being reviewed in an attempt to provide a useful interim model of lower storage density which does not require high coercivity magnetic material or a deposited conductor matrix. (the most formidable problems at present). The intention is to provide a test vehicle hopefully permitting effective circuit and system work to continue while deposition problems either are solved or the probable eventual limits of our thin film capability are more clearly defined.

Since  $30 \times 60$  spots exhibit some switching on the dynamic tester, and presumably should have  $H_C$  compatible with  $H_D$ , the following program should be pursued for the next few weeks (also mask exists):

1. Lay down Cu-SiO-Cu to finish present experiment until electromagnet is ready.
2. Lay down Ag-SiO-NiFe ( $30 \times 60$ ) (spots thru mask)
  - a. To evaluate spots over ground plane dynamically
  - b. To permit making an overlay breadboard so that some approximation of the storage matrix problem is available for circuit and system development.
3. Lay down Ag-SiO-NiFe in continuous films.
  - a. Evaluate unetched with looper and dynamic tester
  - b. Etch  $30 \times 60$ , and  $10 \times 20$  spots and re-evaluate
4. Determine means to get  $H_C$  as high as we are able with other usable film properties (hopefully  $> 5$  oe).
5. Determine techniques to get rid of pinholes thru oxide so that conductors may be evaporated on assumption that (1) above will disclose such a problem.
6. After (4) and (5) are solved, try to make complete  $1 \times 1$  spot and conductor array per proposed design.

12/5/62 - Project 178 - Magnetic Film

37

We are way short handed!  
Many problems.

Say  
Hale  
Perkins  
Schmidt  
Moore

Perkins suggestions:

First aim at getting large spots to trig.  
Second need high  $H_c$ .

(at G.E. Rapp Rappiengen)

Hale thinks that aiming at comet imprints will raise  $H_c$ .

38. Small geometry reliability meeting: 12/6/62

VH6

GM

Meeting from Mtg Nov

Jay Farley: The problems:

1. Al wire

2. Epitaxial  $I_{CO}$  @  $300^{\circ}C$

3. Popping of epitaxial during testing - EC problem, some  $\beta$  degraded ( $50 \rightarrow 3$  for g.)

$300^{\circ}C$  @ 300 bar

118	1340
96	1341
87	TI 24706

0 failure  
15  $I_{CO}$   
2 catastrophes, 1  $I_{EBD}$

Ross Tucker

12/7/62, Amphipeltis

39

Pyramids ( $\text{H}'^2$ )  
 Triangles ( $\Delta^2$ )  
 Holes

Yield  
 Fracture  
 Flat  
 Soft  
 Water

10 cm

Pyramids + Triangles: 5 μ B-diffused layer on 20-25 μ layer. Micro around pyramid

All  $\text{H}'^2$  were soft 3 mm  $\pm$  100 v

or

115 v hard breakdown next layer.

For the surface over and one mm the  $\text{H}'^2$ 's all showed 3 mm  $\pm$  1 softness  $\pm$  100 v.

Some of the  $\text{H}'^2$  have m-type cores above the original surface - i.e., no real evidence of preferential diffusion.

$\text{H}'^2$  to  $\Delta^2$  appear in the same area in ratio ~ 5:1.

By etching away  $\text{H}'^2$  with pitting  $\Delta$  were followed and directions in the substrate don't correlate.


Some preliminary evidence (~~and lots of speculation~~) suggest that these  $\Delta$  called stacking faults because of orientation as hexagons are complicated.

$\Delta$  called stacking faults because of orientation orientation pattern.

A  $\Delta$  always is on top of a  $\Delta$ .

Proposal is that a  $\Delta$  gets  $\Delta$  (have even seen  $\Delta$  at starting presumably the truncated  $\Delta$  don't intersect at a point).

In order to write nice  $\Delta$ 's on the  $\Delta$  plane, we must strain the  $\Delta$  5%.



Dec 10, 1962 - priority

John  
Tom  
Leda  
Layton  
None


S-epi reduced to 55x55 chip

We are already behind schedule


New stuff

High Speed: We have a couple of good possibilities

Instead of our odd way of looking at, Dan-BB said: lets look at  $\leq 10\text{ ns}$  and take mw, lets look at  $\leq 3\text{ mw}$ , take speed.



If the current source tracks with temperature, this has a good characteristic




$$7 \times 5 = 35$$


$$7 \times 2 + 28 = 42$$

$$4 \times 8 = 32$$

$$\text{points } \frac{109}{109}$$



also A connects to



The reference block per board. Reference and elements must be the same  $T$ .


using 1312<sup>a</sup>

$$5\text{ mrec } @ F/I - F/O = 1$$


$$12\text{ mrec } @ " " = 1 + 2^4 \text{ pf added to load like } F/O \text{ of } S,$$

By adding the red line feedback, sharpen the ~~load~~ output and help the opamp at loaded conditions

One can go further



by a little diddle one gets  
2 FF @ same power




## Design Rules

### Resistors:

- $R_1$ : centertapped 2 mil wide diffused P-type -  $100 \Omega/\square$
- $R_2$ : (a) 1 mil wide diffused P-type -  $100 \Omega/\square$   
 (b) N-type epitaxial region
- $R_3$ : 2 mil wide diffused P-type -  $100 \Omega/\square$
- $R_4$ : 2 mil wide  $1500 \Omega$  - tapped for three  $500 \Omega$  resistors - diffused P-type -  $100 \Omega/\square$


### Idea for a $500 \Omega/\square$ Resistor:



P-TYPE SUBSTRATE

### Transistors:

$$A = 1 \text{ square} = 0.25 \text{ mil}^2$$



This cuts indium tolerance  
 to  $\pm 1/4$  mil from  $\pm 1/2$  mil.  
 It changes metal cut to  $3/4$  mil  
 and grid to  $1/2$  mil cut.

Type A: Collector -  $1 \times 3$  mil  
 $1/2$  mil from base.

Base -  $3.75 \times 3$  mil with  
 $0.75 \times 2$  mil cutout  $1/2$  mil  
 from bottom and edges.

Emitter -  $1.5 \times 2$  mil,  $1/2$   
 mil from edges, with  
 $1/2 \times 1$  mil cutout centered.

B.


The type-B transistor is similar to the type-A, the difference being that the emitter and base cutouts are made  $\frac{1}{2}$  mil shorter (em.  $\frac{1}{2} \times \frac{1}{2}$  & base  $\frac{1}{2} \times \frac{3}{4}$ ) so that the entire transistor can be made  $\frac{1}{2}$  mil narrower.

In both cases the collector metal need only cover its cutout; the emitter metal should always overlap by  $\frac{1}{4}$  mil on all sides; the base metal should overlap  $\frac{1}{4}$  mil when possible.


Two metal conductors may pass no less than 1 mil from one another except for very short distances when absolutely necessary this may be made  $\frac{3}{4}$  mil (e.g. between base contact & emitter contact).

The isolation regions can be brought to  $1\frac{1}{4}$  mil from diffused devices and can be only  $\frac{3}{4}$  mil wide.


#### PROBABLE PAD LAYOUT:



GATE




Flip-Flop





## $\mu$ L-II HIGH SPEED

3.5 to 7.5 Nanoseconds @ 12 mw. - T. -55 to +125 °C  
 @ 3.5 ns - F/I = 1 ; @ 7.5 ns - F/I = 5.



With all solid lines:  
 3 INPUT GATE.

With dotted lines, and  
 Removing circled  
 transistor: Flip-Flop.



Schultz thinks this looks great !!

We should layout a Gate / FF

Don laid out C a ~~50~~ print-off prints to get 35 mil  $\times$  35 active area.

Dec 17, 1962      11

HSG -

Layout  $\infty$  epitaxial layer for resistors  $\frac{1}{2}$  <sup>plus</sup> and flip-flop gates on 50 mils center

list of proprietary FSC parts.

1. CML - (G + FF) per above.

Q Layout to Folk — 12/19

Marker to Farina —  $\frac{1}{4}$ , Get ~~initial~~ <sup>N+ mask</sup> (or mask) ASAM

Dice to Die cont —  $\frac{1}{25}$

1st two runs evaluated —  $\frac{2}{4}$  for this meeting.

S-epitaxial

2. ~~R element~~ test vehicle,  $\frac{1}{2}$  line,  $\frac{1}{4}$  tolerance  $\pm 1$  mil,  $\frac{1}{2}$  mil line  $\pm 0.5$  mils input and output

Layout to Folk  $\frac{1}{4}$ , both geometry made  $\frac{2}{4}$ , run thru 3/1 evaluation by 3/11, <sup>comes</sup> until

3. Reference voltage block for CML — Want for Gates to see voltage.

4. Low power family —  $2 \times 3$  ~~not~~ GATE, BINARY. — Ckt layout on Jan 7 and go-go-go decision

5.  $\mu$ L-1 R-element — }

{ Probably the same ckt

6. Binary  $\mu$ L element — Have ckt determined  $\frac{1}{4}$ , rough layout  $\frac{1}{4}$ . We will do here as soon as some evaluation runs are thru.

7. Autonetics low power gate (2-3 input gates)

8

For next term  $\rightarrow 1/7/63$

9.

1. Evaluation of epi G's. — Don

10.

2. CML G-mark schedule — Ron

3. Discussion of low Power family. — Dan + Bob

4. Ckt of layout in by then for  $\mu$ L-1 R-element — Don

42 Dec 18, 1962 section meeting

KPR first - Gene Bloom

1. Basic resolution study KOR PP KPA, KMER
2. Small geometry edge definition by use of Cr and SiO<sub>2</sub> substrates  
coating.  
Comparative results in next few days.
3. Cleaning cycle evaluation. Flat substrate.

Mr. Hieb is doing work with a bleached image that is transparent to visible and opaque to UV.

Mask making:

S+R shut down on Thurs. Final grinding of references being done.

Lens settings are not reproducible.

Today check the possibility of setting the control unit to minimize the error.

Trying to use broader band light to use with the S+R camera.

Model Camera used just to test various parts.

Film being cut down.

Dec 18, 1962 - Extended Meeting

43

New Reader Material:

Getting some fall out from film apparently too thin. Printed dot on BV for thin.  
John Schoder will run Sb n As next for Xstein - XIR.

Gupta will give me a picture of chevron.

CP~~6~~ n CP-8 and mechanical polish.

~~Attn. New will try CP 8.~~

Hank & John will look at surfaces

~~before~~

For next time:

Them:

Before & after (Ruf) Med. pol <sup>J.S.</sup> - Vapor etch

We will supply best mech polished materials.

Film grown on them mech.

We:

Justification evaluation  
Org paper.

Vapor etch as well.

CP-8, CP-6, Chem Med, Med. Pol.

Next meeting. Jan 15

44

Dec 20 - Small geometry reliability

Of 675 units called 1340, 163 were 1341's

25 failed on life (all condition)

15 were 1341

10 .. 1340

lot 6137 were  $75/75$  1341's - 6 failure,  $5000\text{hrs}$  at  $300^\circ\text{C}$ , 1 open environment  
 lot 6139 ..  $65/75$ .

	300	200	OP
1340	$4^2 I_{CBO}$ 1 OPEN VBE	0	$4^2 I_{CBO}$ $\frac{225}{225}$
1341	$1^2 I_{CBO}$ 1 OPEN VBE	$0/75$	$7^2 I_{CBO}$ $3.0 \text{ mA} - 21 \text{ FET}$ OPEN $\frac{150}{150}$
1341	$4^2 I_{CBO}$ 50	$0$ $25.500$	$2^2 I_{CBO}$ $50-1000 \text{ hrs}$

$$\begin{array}{r} 3 \cdot 1000 \\ 2 \cdot 500 \\ 1 \cdot 250 \end{array} \quad \begin{array}{r} 3000 \\ 1000 \\ 250 \end{array} \quad \begin{array}{r} 45 \\ 25 \\ 15 \end{array}$$

All  $I_{CBO}$ 's are between 50mA and 100mA.

∴ Ball park figures NTF

	300	200	OP
1340	50K	$>50K$	50K
1341	6K	$>50K$	12K

The 200°C data certainly seems to suggest that test equipment is not at fault.

Dec 26 - Look at the Xducer Plan

56-800

Zurich  
Kalell  
Blank

45

1<sup>st</sup> needs - assembly - test

Mike Dragone can do now. We will talk with him re: possibility.

We will get a diffuser - <sup>mashying</sup> body

Hire three techs -  
- Fab  
- fab assembly + assembly  
- Test + calibrite

There will be trained in Lab and Xfer.

Equipment order

1<sup>st</sup> product to be chosen as 0-100 or 0-500. Blenders to get those ASAP.

46

Roger staff entry. 12/27/63

List for Jan fest. - Next time.

List of ideas for a Weekend discussion

COMPONENTS	1961	1962	1963	1964	1965	1966	1967
Transistors (Si)	106 24	120 33	160 45	210 55	250 60	250 61	250 62
Diodes (Si)	114 4	100 8	120 10	135 13	150 15	150 15	150 15
Microcircuits	0 0	3 1	20 5	50 12	100 25	150 40	224 55
Memory (separate) Film & Active	0 0	1 0	5 0	25 1	50 5	75 10	100 20
Transducers	101 0	123 0	135 1	140 2	150 5	150 8	150 10
Inst: (Big Test Machines)	10 0	13 0	15 2	18 3	22 3	26 4	30 5
Lab Eqpt. (Pulse Gen. (D. V. M. (D. C. Amp.)	45 0	53 0	65 1	80 2	95 3	105 4	120 5
Circuit Modules	5 0	6 0	7 0	8 1	10 1	11 1	12 2
Systems: Military	3000	3500	3500	3500	3600	3600	3600
Commercial	964	1140	1140	1140	1200	1200	1200

GEM/VHG  
12/13/62

11/2/63 - Preproduct planning meeting meeting


Finnil Ferguson

47

## Small Geometry:


Dec 29 Mtg

AOC 0000 -  
 spn P.F. 0001 - } a guy by 1/31  
 1W,SD 0002 - } a guy by 1/31  
~~0003~~  
 1250 0006 } est 11/6/62, ready 4/1




1240  
 1243  
 1250  
 1340  
 1341


1450



## NPN



## PNP - Power



6206 - At where?  
 7000 - Where?

SCR-1 (4000) -  
 SCR-3 (IBM) -

## 48 Product planning Meeting:

U-1.

The failure rate @ 30v,  $200^{\circ}\text{C}$ ,  $150^{\circ}\text{C}$  fail at random times.  
the rate is high, the mechanism sick.

Try the opposite polarity FET's. - ds

Step stress - here.

Until we get a fix, we are out of the FET business.

1311 - Some runs have CB go soft at emitter diffusion -  
 $\sim 20\%$  come thru as good hard diodes.

1321 - does not have this problem

Only real difference is a 2-step base diffusion on 1311 and  
one step on 1321

1211 - Header problem - electrical leakage

3111 - Fooled up.

Prefer  $>30$  on LUGEO, but accept to 20.  
Wafer should be a little thinner than 9-12 collect. art.

1221 - Stayed, push 0002

1450 - Hard to make to spec. Bad low current.  
Poor ratio, low values.

NMM

4016 Being made in production on schedule

No consistency, but no knowledge on units.

Spec characterization by 2/1. Jack up to 2000 per ASAP  
tough to get life test.

4011 - Drop

PNP

1712-1713 - 1 run per day - Continue to aim @ 5K/week

There is a reliability problem on these (??)

2000mv 100°C  
10v 160°C

2/10 fail over voltage - bad CB junction  
1/10 ... .. .. - .. ..

(Three Western Electric units looked good under life - these were high voltage (and presumably planar)).

Ehren will ~~skip~~ life test 1713.  
Characteristics by 11/15

4511

200, 300 static  
op. (10v) 100°C, 150mv

Friday Q 300

3511 - Data sheet out

6205

6205 - Had lead bond problem. 1<sup>st</sup> units out this week. ~200 will go to ap eng. Good die sort yield (>30% for ever).

Application to get ~ ~~200~~ <sup>more</sup> units in next two weeks

Characteristics by 2/15.

7000 150 units given to Lou  
60 of these were Xstars.

7005 is still fighting thru. M.O. will get ~5 runs  
then on 2/1. Characterization is lower priority than others.  
They are wiped out now because HP-9 mask must be used.

→ i. Make new mask.

Work hard at R&D to get >50 watts

SCR-1 Run <sup>My View</sup> ~~at Feb 15~~ TO-5 @ 9/16" stud

SCR-3 (ESM) -

50

Jan 3, 1963 - Resistors  
last from Dec 4

Campbell  
Wanta  
Tabbert  
Sach  
Moore

Nickname:

Work on annealing after evaporation.

	Evap room temp	Amed
1.	" "	-
2.	" "	1/2 hr @ 300°
3.	100°	-
4.	200°	-
5.	200°	1/2 hr @ 300°
6.	500°	25 min @ 400°

Only conclusion: Change in R during aging went down on last 3  
on .. . . . . up on other.

Run not well split.

DE TCK in 150-350 except 500° run on 500-600 ppm.

Talbert - says base lines made low TCR's

Plan:

1. Make a film that will not change during alloying

  - a) w. high substrate T
  - b) Crys. in a O<sub>2</sub> atmosphere
  - c) Alloz in vacuum.

Check on data in two weeks when CTS come back

Ceramets: 300-400 ppm

poor stability @  $200^{\circ}\text{C}$  - shifting and drifting ( $2000-4000 \mu\text{V}/\Omega$ )  
base ~50% charge during alloy

# Alonzo's

A contact problem exists, they must be "joined". Then the P's have a nice spread.

Below Distribution

December 10, 1962

Visit of Applicant - Eugene Meieran

Donald Palmer

Eugene Meieran - Ph.D. Metallurgy, February 1963 - plans to visit with us on Wednesday, December 19, to discuss employment possibilities with various members of our Technical Staff. A copy of his personnel file is attached for your information.

In order to make his visit as enlightening as possible for all concerned, the following schedule of activities should, if possible, be followed on the day of his visit:

10:00 - 10:30 Don Palmer

10:30 - 12:00 Meet with Gordon Moore, Worden Waring and Tom Sah in Executive Conference Room.

12:00 - 1:30 Lunch with available members of above group.

1:30 - 3:00 Worden Waring and members of his group.


3:00 - 4:00 Tom Sah and members of his group.

4:00 - 4:30 Gordon Moore

4:30 Don Palmer

In order to complete Meieran's personnel file, the attached evaluation form should be completed and returned to me within two days after your meeting with him.

Your help in making his visit a pleasant one will be appreciated.



Donald Palmer

Distribution:

Gordon Moore

Tom Sah

Worden Waring

RECEIVED  
DEC 10 1962  
C. T. SAH

APPLICANT EVALUATION FORM

Applicant's name MEIERAN, Last Eugene First Middle

Degree Ph.D. Metallurgy Expected February 1963 Date of Interview December 19, 1962

Please give us a brief statement regarding your evaluation of applicant's experience and technical competence

---

---

---

---

---

---

In your opinion, do you feel that applicant should be considered for employment with Fairchild: Definitely \_\_\_\_\_ Perhaps \_\_\_\_\_ No \_\_\_\_\_

If you do recommend him for employment, in what area(s) do you feel he could contribute the most: \_\_\_\_\_

---

---

---

---

Date \_\_\_\_\_ Signature of Interviewer \_\_\_\_\_

(Please complete form and return to Don Palmer, Personnel, R&D Department, within two days after interview)

MEIERAN

**FAIRCHILD**  
SEMICONDUCTOR

# PROFESSIONAL APPLICATION BLANK

Answer All Applicable Questions

NAME Rm 8-432	Last MIT	First EUGENE	Middle STUART	Maiden CAMBRIDGE, MASSACHUSETTS	Soc. Security No. 271-32-5880	Male <input checked="" type="checkbox"/>	Female <input type="checkbox"/>
Address No.	Street	City	Zone	State	Home Phone No. R1 78474	How Long At This Address?	Bus. Phone LIV 46700 EXT 2413
						May We Phone You There? Yes <input checked="" type="checkbox"/>	No <input type="checkbox"/>

Position Desired RESEARCH metallurgist	Date Available 1963 ?	Salary Expected \$ per
---	--------------------------	---------------------------

By Whom Were You Referred to Fairchild?  
MR WORDEN WARING

Any Relative Working at Fairchild Semiconductor? If Yes, Please Give Name

Yes  No

Have You Ever Been Employed by Fairchild Semiconductor  
or Other Division of Fairchild Camera and Instrument?  
Yes  If Yes, Where and When?  
No

## EDUCATION BACKGROUND

	Name and Address of School	Major and Minor	Letter Grade Average	Dates of Attendance	Diploma or Degrees	Why Did You Leave?
HIGH SCHOOL	CLEVELAND HEIGHTS HIGH CLEVEL. HTS. 18 OHIO	SCIENCE	B+	1952-1955	DIPLOMA	GRADUATE
UNIVERSITY	PURDUE UNIVERSITY W.LAFAYETTE, INDIANA	METALLURGY	B+	1955-1959	B.S.	"
UNIVERSITY	MIT CAMBRIDGE, MASS	"	B+	1959-	S.M	STILL HERE
GRADUATE SCHOOL						
GRADUATE SCHOOL						
SPECIAL TRAINING						

## PROFESSIONAL ACTIVITIES

List Memberships in Professional, Honorary and/or Engineering Societies

AIME, ASM, Tau Beta Pi, Phi Lambda Upsilon, Sigma Gamma Epsilon (Metallurgy)  
(Research) Sigma Xi, AEC Fellow 1959-1960 (MIT)

List Patents Applied for and/or Granted

List Publications Authored or Co-Authored

Use of the Reciprocal Lattice for the Determination of a New Pole figure Technique.

In What Special Projects or Research Assignments Have You Participated? (Describe Specific Assignments)

## EMPLOYMENT BACKGROUND

Complete information on all employment and periods of unemployment during last 10 years must be given. List present or most recent employer. Work back. Include periods of unemployment.

Company	ATOMICS INTERNATIONAL	Address	De Soto Ave.	Type of Business	Atomic Power	Telephone
div	North American Aviation	Canoga Park, California		Metalurgy Research		

YOUR JOB TITLE(S)	From Mo./Yr.	To Mo./Yr.	RATE OF PAY PER
Research Engineer	6/60	9/60	\$610 Month
			Week \$610
			Hour
			Month
			Week
			Hour

DESCRIBE PRIMARY DUTIES: Phase diagrams of metal-gas system (exact detail  
(classified))

What Did You Like Most?

What Did You Dislike?

How Many Employees  
Did You Supervise?

What Were Their Job Titles?

Technician

Your Supervisor's Name and Title

Mr. Don Atkins, Supervisor, Dept 773-35

May We Contact Him or others  
in This Company for Reference?

YES  NO

## EMPLOYMENT BACKGROUND

Company	GENERAL ELECTRIC	Address	nuclear	Type of Business	Aircraft Engine Development	Telephone
ANP Division		Euendale, Ohio				

YOUR JOB TITLE(S)	From Mo./Yr.	To Mo./Yr.	RATE OF PAY PER
Research Engineer	6/59	9/59	\$790 Month
			Week
			Hour
			Month
			Week
			Hour

DESCRIBE PRIMARY DUTIES: Develop high temperature corrosion resistant materials  
(classified)

What Did You Like Most?

What Did You Dislike?

How Many Employees  
Did You Supervise?

What Were Their Job Titles?

Technician

Your Supervisor's Name and Title

Mr. Jim McGuire, Supervisor, Fueling  
Installations

May We Contact Him or others  
in This Company for Reference?

YES  NO

### EMPLOYMENT BACKGROUND

Company	Thompson Pds. TAPCO Div.			Address	Euclid Ave, Cleveland, Ohio		Type of Business	Air Craft parts Metallurgy Research	Telephone
---------	-----------------------------	--	--	---------	--------------------------------	--	------------------	--	-----------

YOUR JOB TITLE(S)	Technician		From Mo./Yr.	6/58	To Mo./Yr.	7/57	\$375	RATE OF PAY PER	
			Month		Month		Week	Hour	
			Month		Month		Week	Hour	

DESCRIBE PRIMARY DUTIES: Metallurgy research - structure & properties  
of titanium alloys

What Did You Like Most?	What Did You Dislike?
-------------------------	-----------------------

How Many Employees Did You Supervise?	None	What Were Their Job Titles?
--	------	-----------------------------

Your Supervisor's Name and Title	Dr. Al Neeny	Research Metallurgy	May We Contact Him or others in This Company for Reference?	<input checked="" type="checkbox"/> YES	<input type="checkbox"/> NO
----------------------------------	--------------	---------------------	--	---	-----------------------------

### MILITARY SERVICE WITH U. S. ARMED FORCES

Branch of Service	Rank at Discharge	Date Entered	Date Discharged	Type of Discharge
Primary Duties	Schools Attended or Special Experience			
Are You Receiving A Pension?	YES <input type="checkbox"/>	NO <input type="checkbox"/>	Selective Service Classification	Reserve Status

### CITIZENSHIP

(IF HIRED APPLICANTS MAY BE REQUIRED TO SUBMIT PROOF OF CITIZENSHIP)

Are You A Citizen of the U. S.?  Yes  No (If No, Please Answer The Following Questions)

- A. HAVE YOU A LEGAL RIGHT TO REMAIN PERMANENTLY IN THE UNITED STATES?  YES  NO
- B. DO YOU INTEND TO REMAIN PERMANENTLY IN THE UNITED STATES?  YES  NO
- C. HAVE YOU APPLIED FOR NATURALIZATION PAPERS?  YES  NO
- D. HAVE YOU EVER BEEN ARRESTED OR INTERNED AS AN ENEMY ALIEN?  YES  NO

### SECURITY CLEARANCE

Have You Ever Applied for Security Clearance?	If Yes, What Classification?	Agency	
<input checked="" type="checkbox"/> YES <input type="checkbox"/> NO	G	AEC	Current?
Have You Ever Been Denied Security Clearance?	If Yes, Explain Fully		
YES <input type="checkbox"/> NO <input checked="" type="checkbox"/>			
Do You Know of Any Reason Why You Might Be Denied Security Clearance? <input type="checkbox"/> YES <input checked="" type="checkbox"/> NO	If Yes, Explain Fully		

### PERSONAL DATA

Date of Birth	Height	Weight	Have You Any Physical Limitations?	<input type="checkbox"/> Yes	If Yes, Please Describe Fully
12/23/37	5' 11"	185	<input checked="" type="checkbox"/> No		
Have You Ever Been Convicted for Other Than Minor Traffic Violations?	<input type="checkbox"/> Yes	If Yes, Explain Fully			
<input checked="" type="checkbox"/> No					
Color of Eyes	Color of Hair				
Blue	Brown				

### MARITAL STATUS

Single	<input type="checkbox"/>	Married	<input checked="" type="checkbox"/>	Remarried	<input type="checkbox"/>	Separated	<input type="checkbox"/>	Divorced	<input type="checkbox"/>	Widowed	<input type="checkbox"/>
		How Long <u>Just married</u>		How Long _____		How Long _____		How Long _____		How Long _____	
Is Your Spouse Employed?		YES	NO	If Yes, Name of Company		Kind of Work		Job Title			
		X		<u>Harvard University</u>		<u>Secretarial</u>		<u>Secretary</u>			

### DEPENDENTS

NAME	Relationship	Age
<u>Mrs. ROSALIND MEIERAN</u>	<u>Wife</u>	<u>24</u>

### REFERENCE

PLEASE LIST AT LEAST TWO (2) PROFESSIONAL REFERENCES

NAME	Position	Employer	Address
<u>Dr. Morris Cohen</u>	<u>Professor</u>	<u>MIT</u>	<u>MIT, Cambridge, Mass</u>
<u>Dr. David Thomas</u>	<u>"</u>	<u>"</u>	<u>"</u>
<u>Mr. Joseph Greenhot</u>	<u>Engineer</u>	<u>Self</u>	<u>2569 Saybrook Rd.</u> <u>UNIVERSITY HTS 18 Ohio</u> <u>METALLURGY DEPT</u> <u>PURDUE UNIVERSITY</u> <u>West Lafayette, Indiana</u>
<u>Prof. R. Schulmann</u>	<u>Professor</u>	<u>Purdue University</u>	<u>Purdue University</u>

### AFFIDAVIT

I expressly waive all provisions of law prohibiting any physician, person, hospital, or other institution that has or may hereafter attend or furnish me with treatment from disclosing to Fairchild any knowledge or information thereby acquired. Further, I agree to the performance of a medical examination by a company designated physician and understand that medical approval must be obtained before employment can be effected.

I authorize all schools which I attended and all previous employers to furnish to Fairchild my record, reason for leaving, and all information they may have concerning me, whether or not it is contained in their records. I hereby release them and Fairchild from all liability for any damage whatsoever arising therefrom.

I certify that I have never been a member of any organization that advocates or has advocated the overthrow of the constitutional government of the United States.

I agree to sign a contract of employment upon employment or at any time requested thereafter on the company's usual form and abide by the provisions thereof.

I understand that, in the event of my employment by Fairchild, I shall be subject to discharge if any of the information I have given in this application is false or if I have failed to give any material information herein requested.

1/27/62      Rosaleen S. Meieran  
Date                  Usual Signature

### INTERVIEWER'S COMMENTS

DATE 1/27/62 BY Interviewer

Job Title	Rate	Shift	Starting Date	Dept.	Section	For Dept.	For Personnel

~~FAIRCHILD~~  
SEMICONDUCTOR CORPORATION

( ) TWX ( X ) WUX

OUTGOING MESSAGE

DATE NOVEMBER 12, 1962

ADDRESSEE:

REGISTRAR  
MASSACHUSETTS INSTITUTE OF TECHNOLOGY  
CAMBRIDGE 39, MASSACHUSETTS

ORIGINATOR:

DONALD PALMER

DEPT: PERSONNEL

EXT: 301

MESSAGE INFORMATION:

MR. EUGENE S. MEIERAN BORN DECEMBER 23, 1937 INDICATES ON HIS EMPLOYMENT APPLICATION THAT HE EXPECTS TO RECEIVE HIS Ph.D. DEGREE IN METALLURGY APPROXIMATELY LATE 1962 OR EARLY 1963 STOP WOULD YOU PLEASE VERIFY THIS INFORMATION BY RETURN COLLECT WIRE STOP WOULD ALSO APPRECIATE BEING ADVISED HIS CLASS STANDING IF YOU RANK STUDENTS THIS MANNER STOP THIS INFORMATION WILL BE HELD STRICTEST CONFIDENCE STOP

DONALD PALMER

Eugene S<sub>t</sub>uart Meieran currently registered at MIT.  
He expects to complete requirements for degree of  
Doctor of Science in field of metallurgy in February '63.  
Rank in class not available.

W. D. Wells  
Associate Registrar

MESSAGE SENT:

MESSAGE No. \_\_\_\_\_  
DATE \_\_\_\_\_  
TIME \_\_\_\_\_  
OPERATOR \_\_\_\_\_

MESSAGE NOT SENT BECAUSE:

MORRIS COHEN  
DEPARTMENT OF METALLURGY  
MASSACHUSETTS INSTITUTE OF TECHNOLOGY  
CAMBRIDGE 39, MASS.

27 November 1962

2 1962

Dear Palmer

Mr. Donald Palmer, Personnel Manager  
Fairchild Semiconductor Corporation  
4001 Junipero Serra Boulevard  
Palo Alto, California

Subject: Mr. Eugene S. Meieran


Dear Mr. Palmer:

In reply to your letter of November 12, I can recommend Eugene Meieran very highly for employment on your Technical Staff. Meieran is now completing his thesis for the Doctorate in Metallurgy at MIT, and he is giving a good account of himself. His work on electron microscopy and preferred orientations is first-class, requiring both experimental skill and fairly sophisticated interpretation.

Meieran knows how to keep his eye on the ball, and as a result he has made excellent progress in his graduate program. At first, he seemed to be disconcerted by the rapid pace here, but after a while he demonstrated that he could hold his own with the best of the graduate students here.

You will find that Meieran has drive, perseverance, and a sincere desire to find meaning in what he is doing. He knows how to design research projects and follow through. However, he is still a young man, and benefits from senior advice and encouragement from time-to-time.

Sincerely yours,



Morris Cohen

MC:m

DAVID A. THOMAS  
DEPARTMENT OF METALLURGY  
MASSACHUSETTS INSTITUTE OF TECHNOLOGY  
CAMBRIDGE 39, MASS.

December 4, 1962

RECEIVED  
DEC 6 1962

D. PALMER

Mr. Donald Palmer  
Personnel Manager  
Fairchild Semiconductor Corp.  
4001 Junipero Serra Blvd.  
Palo Alto, California

Dear Mr. Palmer:

I am writing concerning the application of Mr. Eugene S. Meieran for employment with your organization. He has given my name as a reference.

Meieran has been carrying out his graduate work at MIT under my supervision since he arrived from Purdue in 1958. Meieran has a strong interest in x-ray diffraction, electron diffraction, experimental crystallography, and related fields. He has a particular knack for devising equipment to do experiments in these fields. His most recent experience has been with transmission electron microscopy of tungsten, which is closely associated with the diffraction problems that are of such interest to him. He has made significant contributions to our work in this area.

Meieran is also competent theoretically, but he is more reluctant to apply himself there than in experimental studies. However, he shows increasing interest in crossing the lines between experimental and theoretical work.

Meieran is an intense individual, occasionally to the irritation of others. However, he has worked in the electron microscopy laboratory quite successfully in the past year or two, and I think he appreciates the results of cooperation better than ever before.

Sincerely,

*David A. Thomas*

David A. Thomas,  
Associate Professor of Metallurgy

DAT:mpp

FAIRCHILD SEMICONDUCTOR  
Inter-Office Correspondence

RECEIVED

FEB 6 1963

GORDON E. MOORE

To: Paul Hill cc: D. Yost  
From: Dick Robinson G. Moore ✓  
Subject: Standard Masking, Micrologic C. Plough  
Technical File (Mt. View)

February 5, 1963

Project: No. 48 - Standard Masking Procedure, Micrologics

Object: Evaluate Standard Masking (30 cs. KPR) for Micrologic and Implement if feasible.

**Summary:** This report contains the results of comparison of production micrologic masking with standard masking by process development for the same micrologic patterns. The present production method was found to give superior pattern fidelity on the etched wafers.

Method: All pattern measurements were made with a calibrated filar eye piece at 500X. Resistor bar widths were measured at the bottom of the oxide cutout and at the center of the bar. The mask measurements were made for a previous report (Project No. 59 - Review of Mask Manufacturing Methods, December 14, 1962). The three largest wafers from each run were selected for comparison and all samples were from the center 10 patterns of row 13,  $\mu$ L Mask H-60-Y-3 (the row with three missing patterns). The runs for comparison were selected at random, the line runs from whatever was available on the date the measurements were made and the standard mask runs from four runs masked by Process Development.

Data: Nomenclature

$\bar{X}$  = mean of 10 measurements, mil.

s = sample standard deviation, mil.

### Line Masks:

<u>Resistor</u>	<u>X̄</u>	<u>s</u>	<u>X̄</u>	<u>s</u>
1.	2.029	0.008	2.032	0.016
2.	2.038	0.008	2.031	0.012
3.	2.031	0.010	2.027	0.015

Process Dev. Mask:

<u>Resistor</u>	<u>X</u>	<u>s</u>
1.	2.044	0.017
2.	2.044	0.023
3.	2.031	0.018

## Line Masked Wafers:

<u>Run No.</u>	<u>Resistor</u>	<u><math>\bar{X}</math></u>	<u>s</u>	<u><math>\bar{X}</math></u>	<u>s</u>	<u><math>\bar{X}</math></u>	<u>s</u>
HY 237 (12-7-62)	1	2.003	0.034	1.888	0.036	1.974	0.043
	2	2.022	0.027	1.917	0.044	2.006	0.027
	3	2.020	0.029	1.920	0.032	2.006	0.022
HY 272 (12-17-62)	1	1.947	0.028	1.923	0.036	1.929	0.032
	2	1.965	0.018	1.940	0.038	1.946	0.037
	3	1.964	0.017	1.931	0.029	1.940	0.047

## Standard Masked Wafers (Process Development):

HY 245 (12-10-62)	1	1.668	0.085	1.808	0.035	1.826	0.044
	2	1.708	0.086	1.815	0.041	1.833	0.040
	3	1.691	0.077	1.831	0.037	1.834	0.033
HY 245 (12-17-62)	1	1.892	0.026	1.852	0.031	1.854	0.043
	2	1.923	0.025	1.887	0.037	1.884	0.044
	3	1.923	0.028	1.890	0.031	1.889	0.047


## Analysis of Results:

The data show that standard masked wafer patterns are smaller than the specified 2.00 mil. by a greater amount than line masked wafers. This can be also seen by comparing mean mask size with mean etched image size:

	<u>Mask</u>	<u>Image</u>	<u>Difference</u>
Line Mask	2.030	1.958	= 0.072 mil.
Standard Mask	2.040	1.834	= 0.206 mil.

## Conclusions and Recommendations:

1. The present micrologic process should be retained where etched pattern dimensions are critical (base, emitter, and oxide removal masks).
2. Standard masking could be used for isolation masks if pinhole reduction is required since image size is not as critical for these masks.



Dick Robinson  
Process Development

Noyce meeting: 1/3/62

51

1. List of people
2. Write a yearly progress rep't compared with goals.
3. Feb 1 meeting

52

Jan 7, 1963 - Monday Memorandum Meeting  
 (Last Dec 10)

Schultz  
 Ferguson  
 Deede  
 Farm

Levin  
 Moore

1.  $\mu$ L gate - epi  
 Mask obs

1<sup>st</sup> run looks of (1 good, 1 bad) - i.e., 1<sup>st</sup> two wafers  
 Bad spread on mandrel - 5-15  $\mu$ !

12-14 J2 VCESOT, ~150 isolation which seems low.  
 Then doesn't

2 other runs, 1 in emitter, 1 in base

2 wafers at during

~20 wafers in one run (?) Ac diffusion

1 min in emitter

1 min in base diffusion

flow behind that

⑧  
 // 7  
 // 10  
 // 11  
 // 16

3. Se- in SB diffusion for 1<sup>st</sup> run (55x55 die)

The Ge mask is in with the  
 wrong resistor ring now. Plough  
 is re-laying out the pads.

1. Presumably the "Y" is to make for  
 the next do has been stopped by Bayo

2. Bay has edited that 1 ml are and  
 4.5 ml bonding pads will be used.

3.

Status of stuff:

$\mu$ L I GY

G, S, +H runs in process

2 runs of G's in evaluation (Seeds)

$$R_c = 650$$

$$R_c = 550$$

Rest of masks stopped a

C. Plough doing the other epitaxial masks



C O M P A N Y   P R I V A T E

## INTERNAL CORRESPONDENCE

FAIRCHILD SEMICONDUCTOR

A DIVISION OF FAIRCHILD CAMERA AND INSTRUMENT CORPORATION

**TO:** L. G. Reis **DATE:** February 8, 1963  
**FROM:** H. B. Grutchfield **CC:** B. C. Knudson  
**SUBJECT:** Results of Tests to Evaluate the Model Proposed  
to Explain "Secondary Breakdown" in Transistors

## Purpose

To document the results of tests conducted to evaluate the model proposed to explain secondary breakdown in transistors.

## Conclusions

The test results agree with the results predicted by considering a one-dimensional transistor model in which the  $V_{BE}$ , at any operating condition with a forward biased base-emitter diode, is assumed to vary in a random manner as a function of lateral displacement from a reference point on the junction.

## Summary of Tests and Results

Six TC4016's were selected at random from a bucket of unclassified units. The units were checked for opens and shorts. However, the only criteria used to select the devices to be used was that each unit have an  $V_{CEO} \geq 80$  volts. No attempt was made to match  $h_{FE}$ 's or  $V_{BE}$ 's.

The units were then soldered into a 2" x 1" x 1/2" copper heat sink and wired for parallel operation. Each emitter was brought out separately so that a resistor could be connected in series with the individual emitters.

The thermal resistance of each individual transistor was measured in a heat dissipating bath biased at  $V_{CB} = 10$  V and  $I_E = 0.1$  A. Values were:

<u>Unit No.</u>	<u><math>\theta</math> (°C/W)</u>
1	39
2	37.4
3	37.4
4	39.8
5	40.5
6	35.4

L. G. Reis

February 8, 1963

Page two

The thermal resistance was then measured at a constant  $I_E = 0.5$  A at several collector voltages on the paralleled devices; first with no resistor in the emitters, next with a one ohm resistor in each emitter, and finally with a 10 ohm resistor in each emitter. The results are plotted in Figure 1.


Next, the emitter current of each individual unit was measured, first with no resistor in the emitters and then with a 10 ohm resistor in each emitter. Again, the total  $I_E = 0.5$  A. The results are plotted in Figure 2.

It can be seen, by comparing Figures 1 and 2, that the increase in thermal resistance with no resistor in the emitters is a result of current "hogging" by device #5. The cause of the high thermal resistance at low collector voltages with a 10 ohm resistor in each emitter can also be seen -- device #3 is "hogging".

Figure 3 shows the thermal resistance as a function of collector voltage at  $I_E = 0.5$  A for a different group of six TC4016's mounted in an identical manner. The current would appear to be more evenly distributed in this group. (This group was destroyed before the current distribution could be measured.) Nevertheless, the effect of the stabilizing resistors can be clearly seen.

The secondary breakdown voltage of the unit depicted in Figures 1 and 2 was measured with and without the stabilizing resistors. The total emitter current was again 0.5 A. Secondary breakdown occurred at  $V_{CB} = 20$  V with no emitter resistors; at  $V_{CB} = 50$  V with a 10 ohm resistor in each emitter. The secondary breakdown voltage was also measured on each individual device at  $I_E = 0.25$  A. With the exception of device #5, secondary breakdown occurred at a collector voltage of 26 V to slightly in excess of 30 V. Secondary breakdown occurred on device #5 at  $V_{CB} = 18$  V.

The secondary breakdown characteristics of the unit shown in Figures 1 and 2, without stabilizing resistors, is similar to some of the poorer 7000's and 6206's measured by the author. The characteristic of the unit shown in Figure 3 is similar to the better 6206's.



H. B. Grutchfield

Fig. 1

SIX TC 4016'S MOUNTED IN PARALLEL ON HEAT SINK  
THERMAL RESISTANCE IN TCE BATH,  $\theta$  VS.  $V_{CB}$   
 $I_E = 0.5 A.$   
(UNIT #2)

EUGENE DIETZGEN CO.  
MADE IN U. S. A.

NO. 40-MP DIETZGEN GRAPH PAPER  
MILLIMETER

( $\theta$ )  
( $^{\circ}\text{C}/\text{W}$ )




Fig. 2


SIX TC4016'S MOUNTED IN PARALLEL ON HEAT SINK (#2)

$I_E$  VS.  $V_{CB}$

NO RESISTOR IN  
EMITTER

INSTRUMENTS CO.  
EUGENE, OREGON

KP DÖTZGEN GRAPH PAPER  
MILLIMETER



10 OHM RESISTOR IN EACH Emitter








Fig. 3

SIX TC4016'S MOUNTED IN PARALLEL ON COPPER HEAT SINK (#1)  
THERMAL RESISTANCE,  $\theta$  VS.  $V_{CB}$  AT CONSTANT  $I_E = 0.2$  A.  
(TCE BATH)



# Integrated NAND Alternatives




Output Voltage  $V_{out}$  and  
Load Current Drawn at Output  $I_L$

vs.

Input Voltage to Circuits #'s 1, 2, & 3

Temperature = +125°C



1/7, cont.

53

WILLIAM  
THOMAS  
56-800

Decision on GY revisited:

Flint

Sang

Oymk

Cot

Brown

Joh

Moore

Hill

Spink

Frost

## 1. Cr masks

Wafer flattening problems not solved on large geometry.  
No mask for small yet.

We will supply a Cr small geometry for a master  
Gene still fighting problem in film. He is confident.

Should we try layer  
coating.

## 2. Pipe problems

a. Original oxide thickness appear to raise  
test 70 yields - 80% @ 6 pins in 65@4

b. More yield at bare diffusing (std original)  
older better. 78% in thick in 57% in thin

c. Shaper gradient at step helps.

d. It seems to help to do Cr or fast than H<sub>2</sub>O or base.

- ∴ 1) A split test to look at the effect of all of these on die test yield is being started. This is a 6-7 week cycle time in regular production line!
- 2) Re-do experiment in a larger sample.

A first line on the 4200 in minimum handling is running (good preliminary result)

SP & Flint - No P before nitriding or after oxidation  
but on <sup>same</sup> wafers after B-diffusion we get them!

On some older mesa pipes we have no P and possibly a marked drop in Si.

Phil Flint will look for Pinto high on the stairs.

55

56 PNP reliability meeting - Mtn. View.

(Everybody late)


inquiry 4511 @ 200°C, 10V - just about every unit failed - channels

3511

∴ looked at all PNP

4511 & 1712 looked bad

everything looked good 1746, 3511,



Heated @ 200°, then will come back.

New reactor

Only 1341 will accept it - up to 20% of told. None is being supplied now because Materials wants to wait until it looks good. It still has a lot of bugs. Needs shop priority. Hope to supply material again by about the end of this week.

Materials problems:

1. Surface appearance.

Data shows that there is more wafer-to-wafer transfer for As over Sb.

It looks to me like min possible time to switch

1 week to start 1341 material

4 " to get data from other, then other want samples

2 " to give samples

4 " to get evaluation

13 weeks - to change

16 weeks of substrate (small) in inventory

6-8 weeks ~~early~~ delivery on flange & mandrel for the big system.

What about picking more for large or running them.

Large Mandrels are \$50 ea or 20, \$100 ea for 20. We will split an order for 20.

Large seller ~\$2500 and 1 mo to set up.

Diamond = vapor etch John good.

→ R&D will check out the wafer ordering

On substrates from junction

Mark	50%
C4-6	60%
C1-8	80%

bad (2 wafers ea)

→ ICL etched.

Hank will layout a re-do to check substrate next meeting rescheduled in 4 weeks. Place cell in 2.

Agenda item.

- 1. New reactor problem
- 2. Substrate.
- 3. Poly/flare data
- 4. Large asp. mandrel "out of system"

6. Me - Call Spark!

## 58 Metallization - Ag-Cr

### Process

600g substrates  $\approx 10^{-4}$  stat Cr evap

shot off substrate beater.

When Cr ~~substrates~~ is about gone start Ag.

No subsequent alloy cycle.

We have from Philco

Wafer from Philco

some small geometry units - call them.

some more will come.

We are sending 20 to weapon for Philco to metallize.

We have done:

G's, 1340, <sup>1211</sup>~~1321~~'s

Inverted set up.

Somewhat lower substrate T

Maurice thinks there is no proven reason for getting some resistors now.

Being done:

1. Make ~500 units (G's) thin. These will be put on the life tests shown in the attached memo.  
Yield data also to be collected during ~~test~~ Assembly.

Units by 1/28 at present, 25 days to 200 hr data, + 6 weeks to end of test.

2. Small geometry - It is not clear that we have all pores covered. - Smaller or Sinter?

3. M.D. will check out Ag necessary for ohmic

4. 4000's - we will make some.

Data on ~6 units, 300g stray - remained good  
centrifuge - all ok - 2112651 (file 1321)  
lamin. Au ball.

Our work has started in an

On 1/22/63 I looked at Philco data on 100 units for 2000 hrs @ 300°C. Bonds looked great,  
but there were some VSE problems.

## INTER-DEPARTMENTAL CORRESPONDENCE



To: Don Farina

CC:

DATE: 1/18/63

SUBJECT:

FROM: Gordon E. Moore

Please fill in your shcedule for the following and give it to me  
(leave with Helen) by 12:00 today:

1. Mask layouts for Micrologic elements to Sam

<u>My original date to be beaten</u>	<u>Your date as of now</u>
--------------------------------------	----------------------------

G - This week	Yesterday
H - Today	Today
C - Next Wednesday	Next Tuesday (1/22/63)
B - Next Friday	Next Friday (1/25/63)
F - One week after the H (also 4 input G & (2) 2 input G alt.)	1/29/63

2. When will S's be thru -- please give best guess.

<u>Die sort-1st units</u>	<u>rest of run</u>	<u>evaluation</u>
---------------------------	--------------------	-------------------

1st run	Wed.-Thurs (1/23 - 24)	1/25	1/31 no test spec
2nd run	1/31/63	2/1	2/8
3rd-5th	2/4 (3rd run)	2/8 (5th run)	2/12 - 2/15

Thanks.

A handwritten signature in blue ink that reads "G. E. Moore". The signature is fluid and cursive, with "G. E." at the top and "Moore" written below it.



## INTERNAL CORRESPONDENCE

## FAIRCHILD SEMICONDUCTOR

A DIVISION OF FAIRCHILD CAMERA AND INSTRUMENT CORPORATION

TO: G. E. Moore

FROM: J. P. Ferguson

SUBJECT: Material Requirements for Epitaxial  $\mu$ L

DATE: January 17, 1963

CC: V. Grinich  
C. Sporck  
D. Farina  
C. Plough  
D. Cole

The following schedule comprises the R&D contribution to the supply of material for the epitaxial micrologic evaluation:

Wafers/week	Week Beginning			
	<u>1/28</u>	<u>2/4</u>	<u>2/11</u>	<u>2/18</u>
Sb & Epitaxy at R&D	75	75	75	75
Sb at R&D, Epitaxy at Stierlin Rd.	75	150	150	150

} Continue until no longer needed

At present, the only pre-dep mask available is that of the S element. Hence, all of the material until about 2/4 will be for this element. After that, the material will be split as pre-dep masks for the other elements become available so that units of each element type will be available for characterization as soon as possible.

C. Plough plans on having his Sb furnace in operation by 2/1/63. At that time he will begin supplying wafers to Stierlin Road.

The material specification is as follows:

Wafer Size	1-1/4" max.
Wafer Thickness	180-220 $\mu$
Substrate	3-6 $\Omega$ - cm "P" type
Resistivity	
Layer Thickness	10 $\mu$ + 2
Layer Resistivity	.3 - .6 $\Omega$ cm "N" type
Sb pre-dep V/I	$\leq 4 \Omega/\square$

It is most important that all the material used meets these specifications since undue variations in Sb pre-dep V/I, layer thickness and layer resistivity will significantly affect the electrical specifications which may be guaranteed.

Minneapolis "policy" meeting - 1/18/63

By  
Spk  
Moore  
Myr

59

Action from last week:

1. Eq. on the blad has been <sup>dated</sup> added - blade PBA to same
2. Lomax has been assigned to do
3. On metal
  1. Run glass to get the
  2. <sup>find</sup> a certifying in after 250 hrs
  3. Examining situation @ 250 hrs - about Feb 25.
4. Check on Aa bond on flat package

60

Jan 18, 1963 Meeting concerning something on  $\mu$ L products

1. Data on epi

2. Data on GB (GB)

3. Any other discussion of this.

4. Be sure that the mask cross-check is made

Dear Farina:

4 runs made to date - one only carried

Of the good wafers, leakage thru isolation was good

WCE (Side) ran 15-20Ω typical

Caution problem of evaluating for  $\mu$ m  $\times$   $\mu$ m units of only  $\mu$ m's  
These will require a complete spec change to get yield on VBE.

On the 2,3<sup>rd</sup> 4<sup>th</sup> runs we have some channel problems. These channels appeared during metallization. Before metallization things looked great.

Yield data on GB - It was to be a dijet plus in replacement.  
Internal tests for correlation needed changing

7 runs out, 5 had high resistors

other two had base doping right, but some contact problem

∴ only 1 run that was good.

Should give an 40% yield to Spec if tested only at room T.  
Higher if tested at  $50^{\circ}\text{C}$ All masks shall be designed for fixed base VI ( $-27.5\text{V}$ ?).

Conclusion on GB.

1. Run  $\sigma$  prevent GB mask and feed previous spec


2. Change mask on base resistor - Plough

F - Feasibility Samples  
D - Design Samples  
R - Reproducibility Samples  
T - Transfer

## HIGH FREQUENCY PROJECT PLANS

Ref. p. 61

PROJECT	GOAL	1963											
		F	M	A	M	J	J	A	S	O	N	D	
<u>CHARACTERIZATION:</u>													
1. stripline													
2. Aggregate interconnection inductance													
3. Co-axial													
4. Aggregates in BeO power package													



$2\sigma$  is  $\pm 15\%$  on

(0 - 90%  $\pm 15\%$  margin)

Peak is  $\pm 10\%$

Jan 23, 1963 High frequency devices Project Review

So  
Coso  
Ferguson  
GrischTapp  
G. Parker  
61Sat switches:

1. Work on how to get to ~~high~~ low storage NPN logic - (needs invention)
2. Work toward faster PNP - looks possible
3. Develop film driver - fairly straight forward
4. CDS gate - straight forward.

RF Transistors and diodes:

1. The 0.1 mil test vehicle 0004.
2. High  $f_T$  devices for Sandia
3. High power, s.f. device — what should we do?

Back-up work needed:

1. Up-side down assembly techniques
2. Other impurities
- 3.

Discrete chip lists

1. Test vehicle - a wide band direct coupled amplifier. Sy A paper.

Small geometry, cont.  
Schedule & Priority

Priority

1. Sat patches

- a) NPN next generation
- b) PNP  $\tau \sim 20$  ns (big dep)
- c) CDC triplet
- d) FET driver

- ~~Design~~ Data by Apr. 30  
- Design Sample by May 31

2. Low current - low noise

3. Wide band D-C coupled amp (separate dep)

4. R.F. Transistor

- a) bandir
- b) 0.1 mm Vehile
- c) Power RF
- d) microwave

G.B. - all masks laid out G,  $\oplus$  SoH mask made  
no possible change on SoH to drop  $\approx 6\%$

∴ It looks like SoH must be re-done. If this is the case, then G must be re-done.

Accd. to Bob Graham, he would rather stay with the fallout for IA <sup>because</sup> ~~so~~ that he thinks he can sell lower fan-out 'A' units.

### Action:

The sample of 50 units from each of 11 runs will be measured to 'A' spec, "A" spec but fan-out of 4 will correlated test and again to 'A' spec and A-4 by temp extreme measurements. Also for B-units

In addition we want reason for complete rejects.

minibus Plough will present resistor and beta spread data.

As soon as possible Bob Schultz will get yield on what would happen if we did not insist on compatibility by paralleling old  $\mu L$  & GB's.

Fairine will run impedance plot on a sample of catys A - coroll

A-4 "

A @ temp

Agree: on on data re: a spread we talk 10-90%.

No mask changes on the GB.

Epitaxial will run with its present bar resistors.


Section Meeting Jan 24, 1963

Blong  
Van Ness  
Job

Markman's  
Van feels that copy camera will do  
the memory array job. He will do the test job.


Chromo master

K<sub>SE</sub> SEMI-LOGARITHMIC  
KEUFFEL & ESSER CO.  
MADE IN U.S.A.  
5 CYCLES X 70 DIVISIONS



DR 1/24/63

KELVIN SEMI-LOGARITHMIC 359.91  
KEUFFEL & ESSER CO. MADE IN U.S.A.  
5 CYCLES X 70 DIVISIONS



AR 1/24/63

Run #40 wafer A

P-65


bash

10.5  $\mu$


IR

12.6  $\mu$

sub




K+E SEMI-LOGARITHMIC 359-91  
KEUFFEL & ESSER CO. MADE IN U.S.A.  
5 CYCLES X 70 DIVISIONS



Bang  
Roder  
Wright  
YimDugdale  
Sah  
MossBang on surface preparation:

sanded, lapped & stage of polishing  
replicated and electron micrographed

There are still those little bumps (or pits?) that hang across everything  
looking at Sterling Rd material after vapor etch it is all covered in them





We now can get a good polish on Si:

Lap on 3 $\mu$  grit to remove 10 $\mu$ /min for several min to get good and flat  
~1 hr on silk with  $\text{CaO}$   
~1/2 hr ~~Selectiv~~ cloth with  $\text{CaO}$  or  $\text{ZnO}_2$   $\geq 30\mu$  total removed

There are scratch-free to 400X light and dark field.

Roder on evaluation:

## 1. Thickness measurements



The IR "always" reads thicker even than one gets by proper interpretation of the dark etch stains.

Runs were made with  $\text{SiHCl}_3 + \text{SiCl}_4$  at 1117 and  $1080^\circ$  and up to  $1160^\circ$ .  
We get identical gradients over about 5  $\mu$  length.

66 Epitaxial, cont - afternoon

It looks like the profile is error function. The Sb on one sample is in fair agreement w/ only solid state diffusion.

On the Sb  $\approx$  As exp.


As	.006	$10\mu$
	X	X
Sb	.01	$20\mu$

Confirm the deposit by chem analysis

The grown film will be high resistivity n and p.

One of the P-type will be used for Hall mobility. - Other resistors

↳ This will be done in ~ 3 weeks.




1. Power - No work planned beyond where we are
  2. High frequency - Strip line looks better than the coax.
  3. TO-18 glass as a back-up for Hong Kong. This is necessary because they use a glass multiform which breaks up spreading to TO-5.
  4. My View is completely over to their own flat package.  
(Spind products is doing something silly on using epoxy over non derivitized glass.)
  5. Metallization
    - a) silk screen
    - b) Plate etch
  6. Box Assembly eliminating the little wires ~~and/or~~ a flexible chip carrier.  
Problems: (for face down)
    1. Contact area build-up
    2. Insulator over device
    3. Fine line patterns
    4. Joining of contact to substrate
- Finer grained summary of the face down

Bonnie & Tony - going there to try to put a ball & preform right side up assembly.

- a) Ag balls
- b) Ag pads
- c) Coined preform


1<sup>st</sup> priority is solid package & no separate little wires  
 2<sup>nd</sup> in separate chip assembly  
 3<sup>rd</sup> in assembly of package to system

7. We have agreed on a unified approach to the YP-3 package



CML - Seeds has the test vehicle laid out - a circulating four-bit register, multiplies. It uses 108 CML's.  
 Nothing else to do until the elements come out  
 Seeds will write up design.

New "R" element design: This is the long-missing NAND Binary



The test vehicle should be a storage diode and as fast as on the same chip.

Hunt	Caylor
Sah	Lewis
Leipin	Duffek
Nair	Dupe
Nelson	Ornstein

## The channel problem:

Lewis: Literature on heat treatment of O-containing materials.

The channel fits the temp. dependence.

Lewis claims channels on the oxide state within Al<sub>2</sub>Si. It disappears upon F.

There is a geometry effect. This will be checked out.

(2 mil. spud deviating from channel. Diverse ones didn't)

Proposed experiments to distinguish mechanism:

1. Strip & recont
2. " " , etch & recoat.

My proposals: (neither conclusive).

1. Try F from over high p or

2. Make channels no P-doping - high p should have lower channel.

~~We have no experiments to distinguish between the two proposed mechanisms.~~

PNP channel problem - anodic oxide.

Len Carlson:

1. After initial oxide by anodic — all group had channels.
2. Re-oxidized after diffusion — units being cleaned.  
Data will start coming out soon.  
Life data on a) Power aging  
b)

(We can strip and re-grow oxides by anodic, prototypic or thermal.)

## 70 Anodic oxide, cont

On anodic FET's

4800 type Lewis says that they are stable at 300°C storage or not further.  
Johnson says that Ad will be low and higher on anodic I<sub>ao</sub>, but  
are not changing so much.

The program:

1. Find out PNP's to see what happens.
2.  $T_g$  & SiO

Other items:

1. There is a reduction of pips on SCR's with aged anodic oxide. This is pips defined as places where boron penetrates. - Len Ormrod data.
2. Being tried to re-anodize packets
3. " tried for 4200 (Bill O'Keefe)
4. tried for some of the transducer stuff
5. Capacitors - Price.

## Industry Sanity summary:

Jpy 1/25/63

### Definition

#### Compatibility:

The new chips can be plugged into a system made with the old units in any combination and the ~~current~~ ~~old~~ system will continue to function over the entire temperature range.

#### Absolute compatibility:

Compatibility will always be assured because of the test specification of the new chips.

#### Statistical compatibility:

Compatibility depends upon the extreme unlikelihood of getting a worst-worst case, but is not guaranteed by the specifications.

#### Customer specification:

All those numbers on the data sheets and in special customer spec that are guaranteed on an individual unit. This does not include "typical" numbers.

#### Intend specification:

Those intend tests which are performed in order to assure that the customer specifications are achieved.

Questions:

$\mu L$   
GB  
Epi

There is some yield ( $\sim 10\%$ ) that is absolutely compatible with  $\mu L$ .

There is probably some yield of Epi to  $\mu L$  ~~tested but specs~~, but because of the internal test of  $I_f$  necessary for clamped  $V_{CE}$ ,  $V_{BE}$ , there ~~cannot~~ do not meet internal specifications.

Because we backed out — or at least it is in the right direction — the GB and Epi may be absolutely compatible.

Resolved:

1. Nothing shall stand in the way of making an optimum epitaxial family tested and speed to give optimum yield & performance.

This will involve changed test point internally as well as new external specs.

There will be no yield of units absolutely compatible with  $\mu L$ .

There will be a yield (perhaps very low) that is compatible with GB's.

2. It shall be necessary to produce for an indefinite period units that are absolutely compatible with  $\mu L$ .

This can be

- a) The GB structure properly tested
- b) A new epitaxial structure designed to give compatibility. This is useful only to be able to completely drop the old technology.

January 28, 1963

Continuing,  $\left(\frac{2.76}{R_C}\right)(1000)(R_{SAT}) \leq 190$ , or  $R_C$  must be  $\geq 14$  or  $15 R_{SAT}$  for good yield.

$R_C/R_{SAT}$  was greater than 15 in most of the units to date, excluding an  $R_{SAT}$  tail; it appears that initially material should stay on the low side and  $R_C$  in the 540 - 620  $\Omega$  area for optimum yield to  $FO = 5$ .

7. Tabulated distributions are given:

<u>RUN #</u>	<u>100</u>	<u>102</u>	<u>103</u>	<u>104</u>	<u>105</u>	<u>106</u>	<u>116</u>	<u>117</u>	<u>130</u>	<u>134</u>	<u>137</u>
R <sub>C</sub> 10%	600	640	610	610	570	570	610	620	560	550	550
R <sub>C</sub> 50%	700	710	690	690	670	660	680	660	610	610	610
R <sub>C</sub> 90%	800	800	780	760	770	740	760	710	730	690	690
β 5 mA 10% (1 Pin)	48	45	35	30	45	30	25	26	24	30	35
β 50% (1 Pin)	80	70	60	50	75	62	50	38	43	50	65
β 90% (1 Pin)	120	125	90	70	130	120	80	59	62	100	130
R <sub>SAT</sub> 10% (1 Pin)	29	28	28	31	27	25	26	25	30	26	27
R <sub>SAT</sub> 50% (1 Pin)	34	35	36	36	34	35	28	28	40	33	34
R <sub>SAT</sub> 90% (1 Pin)	40	42	50	43	39	44	34	35	48	40	38
V <sub>SAT</sub> 10% (1 Pin)	.149	.140	.160	.160	.150	.147	.142	.145	.172	.140	.170
V <sub>SAT</sub> 50% (1.5V)	.173	.180	.180	.210	.180	.187	.165	.158	.223	.190	.190
V <sub>SAT</sub> 90% (V <sub>BE</sub> )	.217	.210	.250	.230	.210	.244	.189	.182	.269	.230	.230

P.71

RUN	100	102	103	104	105	106	116	117	130	134	137	TOTAL	% OF TOTAL
<u>TOTAL TESTED</u>	50	49	50	40	50	50	50	50	48	41	50	528	100%
Good FO = 5 Mk II <i>tester</i>	7	2	5	0	4	6	2	0	1	6	22	55	10.4%
Good $\mu$ EE but bad Mk II 25°C FO5 <i>Digital Rejection test</i>	2	1	0	1	3	1	0	0	0	2	0	10	
NET GOOD 25°C FO5	9	3	5	1	7	7	2	0	1	8	22	65	12.3%
Good +125°C -55°C Not Good 25°C FO5	1	1	1	1	1	3	1	0	2	2	3	16	
Not Good +125°C -55°C Good 25°C FO5	Not tested	0	Not tested	0	Not tested	Not tested	Not tested	--					
NET GOOD +125°C -55°C FO5	10	4	6	2	8	10	3	0	3	10	25	81	15.2%
Good FO = 4 Mk II	28	25	16	3	32	20	19	4	3	12	27	189	36%
Good $\mu$ EE but bad Mk II 25°C FO4	2	1	1	1	0	1	0	-1	0	3	0	+9 -1	
NET GOOD 25°C FO4	30	26	17	4	32	21	19	3	3	15	27	197	37.4%
Good +125°C -55°C Not Good 25°C FO4	1	1	6	3	2	2	0	0	2	2	4	23	
Not Good +125°C -55°C Good 25°C FO4	Not tested	Not tested	-1	Not tested	-2	-1	Not tested	Few tested	Not tested	Not tested	Not tested	-4	
NET GOOD +125°C -55°C FO4	31	27	22	7	32	22	19	3	5	17	31	216	41%
<u>TOTAL REJECT UNITS</u> Mk II FO5	43	47	45	40	46	44	48	50	49	35	28	485	100%
Verified Marginal Reject Units FO4 & FO5	32	25	26	24	20	17	26	11	21	11	15	228	47%
Not Verified, Not Marginal Reject Units	11	22	19	16	26	27	22	50	28	24	13	257	53%
Changes by Verification at 25°C	+2	+1	+1	+1	+3	+2	0	+2	0	+3	0	+15 -1	
Changes by Verification at -55°C & +125°C (+ means change bad to good)	+3	+2	+6	+3	+5	+5	+1	+3	+2	+2	+4	+36 -6	NOTE 1
Mk II Rejects $I_{A5}$ ( $R_C$ MAX)	32	41	34	32	30	25	31	21	11	11	10	278	53%
Mk II Rejects, Pass $I_{A5}$ , Fail $I_{A5}/V_{OFF}$	1	0	2	0	1	0	1	0	0	0	0	5	1%
Mk II Rejects $I_{A4}$	1	4	1	4	0	0	0	0	1	0	0	11	2%
Mk II Rejects, Pass $I_{A4}$ , Fail $I_{A4}/V_{OFF}$	1	3	0	0	0	0	0	0	0	0	0	4	1%
$V_{BE}$ Rejects, Mk II <i>doubt tested</i>	18	18/20	31/33	30/33	17/19	29	30	46/49	44	29	22	314/326	
Verified $V_{BE}$ Rejects 25°C	16/17	9/11	15/17	17/17	12/14	7/10	13/13	8/8	14/14	7/10	10/10	118/131	NOTE 1
Verified $V_{BE}$ Rejects -55°C	14/17	8/11	12/17	13/17	11/14	6/10	13/13	6/8	12/14	5/10	6/10	106/131	<i>all but 25</i>
Mk II Changed Decision	0	2	2	3	2	0	0	3	0	0	0	12	
$V_{SAT}$ Rejects, Passing $V_{BE}$ Mk II	3	0	3	0	1	1	0	0	2	0	0	10	2%
Probable $V_{SAT}$ Rejects (Both Pass and Fail $V_{BE}$ ) $\mu$ EE Data (1 Pin)	3	1	7	0	1	8	0	0	15	3	6	44	8%
ALL OTHER REJECTS	0	0	0	1	0	1	0	0	0	1	0	3	<1%
Good $I_{A5}$ Mk II	18	7	14	8	19	25	19	29	11	30	40	220	42%
Good $I_{A5}$ , Bad $V_{BE}$ Mk II	9	5	10	6	15	19	17	25	9	24	18	132	25%
Good $I_{A4}$ Mk II	48	42	49	36	50	50	50	50	47	41	50	517	98%
Good $I_{A4}$ , Bad $V_{BE}$ Mk II	18	18	30	31	16	21	31	46	44	29	22	316	60%

NOTE 1: For example, in Run 103, on FO = 5 pass, Mark II rejected 33 units for  $V_{BE}$  ( $V_{ON}$ ), on FO = 4 pass, 31 units. 17 units of the 33 were verified in  $\mu$ EE; 16 were not since prior data indicated very low beta. 15 of 17 were reject in  $\mu$ EE at 25°C; 12 of 17 were verified reject at -55°C. This would be reported as +2 Change by Verification at 25°C and +5 Change by Verification at -55°C, +125°C.

FAIRCHILD SEMICONDUCTOR  
Inter-Office Correspondence

RECEIVED

JAN 28 1963

GORDON E. MOORE

TO: D. Yost

FROM: D. Talbert

SUBJECT: SUMMARY, MEETING Jan. 24.

1/25/63

cc: R. Craig G. Moore  
D. Farina C. Plough  
P. Ferguson R. Schultz  
R. Graham R. Seeds  
V. Grinich C. Sporck

1. Micrologic process is frozen as is.
2. C. Plough's people will test the 11 GB runs to new 25°C. specs. This includes FO = 5 and FO = 4
3. R. Seed's people will test rejects from "2" at -55°C + 125° to analyze cause. This will also determine additional yield added by temperature testing.
4. C. Plough's people will gather process data from these runs.
5. Epitaxial micrologic will transfer with present R & D process including bar resistors.

D. Talbert

D. Talbert

DT:af

Data on the first 11 runs of gates (GB) presented and discussed.

The only run that was in the range of desired logic (#137) was consistent with our original estimate of 50% yield to FO-5.

Seeds propose changing loading factor for GB

	L.F.	Line factor
old $\mu L$	- 3, 4, 5	20
new GB	- 2, 5, 3, 3	16

If we do this, we will get (with the present mask)

$$\text{allow min } \beta = 40$$

	$\mu L$	GB	$R_c$	$R_c/R_b$ , $R_b = \frac{40 \text{ m}}{9 \text{ Im}}$
NOW	10%	36%	670	1.3
opt to GB	ALT I	35%	640	1.8
opt to old $\mu L$	ALT II	45%	570	1.8

What should be the epitaxial resistor be to be competitive as far as possible with the GB's? - Answer next time - Farina.

Plough his curves.

Action items:

Start masks - Plough for Alternate I  
 Wafers (small) to  $\mu L$  starting today.  
 Seeds will get a test spec for GB's tomorrow.  
 Data sheet revision will be started.  
 Farina will look at epitaxial resistor to see if optimum  
 Farina "order functional tests  
 SB evaluation ASAP

ES " "


Gilchrist	Donald	Hobell
Sab	Beddoe	Lains
Ornitz	Craig	
Tegtmeyer	Robin	

## A. High Power Capability FT-7000

Present production goes at 20-35 ~~watts~~ watts at (avg, D.C.,  
 non-epi (8.3μ base) (3μ base)  
 Some experiments units, e.g. 15 Mc ~~base~~ ft-7000 see 33 w or 22 ft control.

→ We have never made any good 7000's on ~~any~~ Fairchild epitaxial material. We have on Merck, T.I. and Westinghouse.

Three possibilities:

- 1) Wide base  - to raise switch voltage
- 2) Aggregate with limiting resistors - to balance for " "
- 3) Inverse epitaxy - to lower V<sub>sat</sub>.

In discussing the possibility of an epi base, it is ~~now~~ been pointed out that on SCR material Ormik got a spread of 5-22 μ around one now.

→ Lamond says that the Mtn View P-diffusion system is much worse on ours on rectifying devices. (Using R.R.P. emitter diffusion they get 50% do not yield)

Prieur recommends making an epitaxial 6206 design as an optimum for 20 watt unit.



{ Our power program:

1. Bail out the region from ft-7000, 6206 - to make good devices.

2. Make a power device above 85 watt, damn the ft.

## B. 7500

MIT is getting non-epi devices that meet their specs, but they don't like them because of very borderline V<sub>CE</sub> (sat).

Some inverse epitaxy units were made. Unfortunately they had too high p material, so ran into limiting velocity problems.

Our <sup>NPN</sup> power program:

1. Aim at the complement of 85 watt NPN, damn the ft.

2. Keep MIT happy.


C. FT-8000 - When ever there is a significant improvement on 7000, try to make some big ones.

D. High voltage device. ; ~4000v LVCIO, 7000 geometry - low priority

E. SCR-1 - Now a good lamp, high sensitivity


a) IBM grid (~25 mil device)

b) High voltage.



F. SCR-3

Structure 1




get 0.2 ohm loadline per unit

get 50% of junction > 300v

1μ of gap An

Structure 2



This requires POZ gathering of a  
sawtooth type.

& Problem at this sharp corner.

Question: Which structure to take.

When will Mt. View be ready.

1/31/63


Bryson	Santson	Bettonges
Ragle	Waring	Gins
Hilbiber	Kabell	Sah
Tremme	Perkins	

Ragle says that he is under the impression that epitaxial and outdiffused are roughly equal.

No real information on the mechanism.

Jack Kabell will get units from ~~the~~ Ragle and try to photoprobe.

Seith has standards that look good for the first work so far.



These ~~tunnels~~ were made identically with the  
out diffused devices. Except for a separate  
oxide removal before oxidizing.

Hilbiber has tested some of these (13 good ones)

## FET TESTS IN PROGRESS

### A. Variations of oxide characteristics

1. No  $N^+$ , ~~or~~ gettering  $N$ : - $i$ , no  $P$  (noton)
2.  $N^+$  and gettering in single step (done now, failed)
3. Strip oxide and re-oxidize pyrolytically (not done)
4. Strip oxide and re-oxidize anodically ( )
5. Strip oxide, etch slightly, and re-oxidize anodically (starting)
6. Getter and  $N^+$  pre-dep, pyrolytically oxidize before oxide removal mask (all along)
7. Strip and evaporate  $SiO$  (just starting)
8. CP-6 etching of failed units to see if failure point has thin oxide

### B. To check effect of metal-over-oxide

1. More Otto Leistikko circular units to Mt. View
2. Extra oxide via pyrolytic to minimize possibility of pinhole penetration by metal
3. Chromium metallization (done & failed)
4. No metal over junction
5. Big base U-1

### C. Miscellaneous tests

1. ~~SiP~~ channel (uniting gitaril)
2. Base doping level isolation
3. ~~CO~~ surface stabilization
4. No top gate

SHORT SUMMARY OF FET LIFE TEST - January, 1963 (B. Barranger)

The Fet life tests are divided into three groups; Outdiffused, Epitaxial and Special Runs for L. Ragle.

Outdiffused:

The first life test consisting of twenty units from three runs were 100% failures after 12 hours under 30 v reverse bias at 100°C. 10 v leakages ranged from  $1\mu A$  to  $2\text{ mA}$ , the majority between 100 and  $500\mu A$ . Subsequent test of 5 runs under the same conditions were recorded hourly. Within one hour, most unit showed a 100% increase in leakage and within four hours, 80% had leakages over  $1\mu A$ . At twelve hours, all but two (of 25 units total) had leakages over  $10\mu A$ .

The failure mode appeared to be a classical channel which did not pinch-off completely. With time (and increased leakage) the pinch off became less prominent until it was hardly notciable.

Epitaxial

The first three runs (actually three test wafers) showed a marked improvement over the outdiffused runs. Run # 2 completed a 1000 hour 30 v,  $150^\circ C$  stress without any problems. The other two runs produced failures at various times, anywhere from 50 to 700 hours. All other runs (13 in all) showed 80% failures at various times. Because of space limitation, a run was removed upon reaching 80% failure rate.

The failure mode was similar to the outdiffused except for a more prominent pinch-off. But it too tended to become less prominent with time.

Special Runs from L. Ragle

The only run worth mentioning is # 9 which is gettered with phosphorous rather than nickle. Three groups were received as follows:

(10 units) Group 1. Completed 1000 hours at 30 v,  $150^\circ C$  with no problems.

(10 units) Group 2. Two failures at 100 hours. The eight others completed 1000 hours without other problems.

(10 units) Group 3. 5 of 10 failures up to 130 hours (still in progress)

*outdiffused*

Short Summary of FET Life Test - January, 1963 (B. Barranger) - continued

Others

Phosphorous vs nickle gettered epitaxial - no difference.

Double-gatted (circular geometry).

1/31/63  $\mu$  wave philosophy

Selvin  
Slichter


75

Harmonic generation - Marvin Gershter

- Dick

Neg resistance gadget - Problem of

- Gershter




i) No single valued load line.

~~No one is talking about anything broad band or tunable.~~

## Summary of data

Santa  $125^{\circ}\text{C}$ , 5 ma,  $\text{Ni} + \text{mNi}$ .  $\$ \text{ and m}$  Get 100% failure.



- It was just a general softening of the characteristic

Santa  $125^{\circ}\text{C}$ , 1 ma, 15 units, all failed in 100 hours, all \$ units  
The function that goes soft first is the one under forward bias.

Our own data

$3/10$  @  $100\text{ma}, 125^{\circ}\text{C}$  for 23 hrs P-gettered & failed

$0/6$  @  $100\text{ma}, 125^{\circ}\text{C}$  " " "  $\text{Ni}$ -gettered ( $\text{P}, \text{n}, \text{S}$ ) failed

Elmer found  $\approx 10\%$  going sick @  $100\text{ma}$  and  $125^{\circ}\text{C}$ . (But he thinks it looks like a  $125^{\circ}$  max problem)

"All" this data is on glass encapsulated units.


Of the 3 units we had failed, one had recovered after 4 hours

Panasonic at S.R. has done some step stressing at various T using  $I_2$  as the stress.  
At high temp, everything crapped out.

Possible <sup>Hypothesis</sup> problem:

1. Its the package. - Run 1240, 1243 & store
2. The  $\text{Ni}$  gettering is bad. - Run some  $\text{Ni}$  ones.

The cross of the FD-6's is small.



These are bad for harmonic gen.

<sup>R</sup> C.R. point out that this can happen  
in a over compensated As-doped unit.

Except for this, conclusions don't look so good

Efficiency vs BW  
.. forward drop @ 200  
.. .. @ 100

"Yield" =  $\frac{7}{43} > 50\%$   
 $\frac{20}{43} > 40\%$

No one talks about tunability or broadband multipliers.

Get the Dept of Commerce Journal info for Solt.

We must

- Centers to look at our capability
- Pick a more specific object
- Get our device capability better tied down.

Feb 11, 1963 - Film resistor  
Ref p. 50 (Jan 3)

Ferguson  
Campbell  
Waits  
Ruegg  
Sark

Nichrome:

Waits evaporates fast from a W wire.  
Ruegg is now using an Nichrome wire.

At  $\sim 300^\circ\text{C}$  substrate temperature Waits made a run that had a very ~~too~~ large non-uniformity over a wafer, say 10-300 ohms per square. Allozing didn't help.

At  $\overset{\text{substrate}}{\text{platinum}} T \sim 200^\circ\text{C}$ , during allozg the film goes down in R

$\text{O}_2$  can be bled in. The more  $\text{O}_2$ , the greater the change during allozing.

The only encouraging thing is that  $\sim 2$  nm made at  $2 \times 10^{-5}$  mm of Hg of  $\text{O}_2$  changed relatively slightly during allozing.

Ruegg agrees on the W-evaporated one.


He did some from a nichrome wire @  $\sim 3 \times 10^{-5}$

The spread is still primarily systematic across a wafer - on all of our films.

No one knows why - ie, is it not tied down to geometry or film.

Ruegg has data on  $125^\circ\text{C}$  life test @  $1000 \text{ v/cm}^2$  - looks good!

Waits has shown that carbide first is not the way to fly - they burn out too soon



In the mill:

H.R. has reproducibility runs (9 of them, covering the whole substrate T range, mostly at  $300-400^\circ\text{C}$ ).

Ruegg data - Page 78

Change of resistance of Nichrome resistors during 2 min-580°C alloying cycle

$r_s \approx 150 \Omega/\square$ , evap. from Nichr. wire; pressure =  $3 \cdot 10^{-6} - 10^{-5}$  mm  
(no O<sub>2</sub>)

Run Nr.	Substrate Temp	V/I before alloying	Mean R before all.	Mean R after all.	10% - 90% spread before all.	10% - 90% spread after all.	Mean $\Delta R = R_{\text{after}} - R_{\text{before}}$	10 percentiles of $\Delta R$	90 percentiles of $\Delta R$	TCR
31	$\approx 250^\circ\text{C}$	40 - 45 $\mu$	18.94	17.94	10.4% (2w)	14%	- 5.3%	- 7.2%	0%	
30	$\approx 320^\circ\text{C}$	31 - 33 $\mu$	14.34	12.94	7.5%	4.5%	- 10.1%	- 12.2%	- 8%	!!
36	$\approx 420^\circ\text{C}$	24 - 27 $\mu$	2.014	2.144	3.5%	4%	+ 6%	+ 5%	+ 7%	0
32	$\approx 450^\circ\text{C}$	22 - 24 $\mu$	9.44	10.154	10% (2w)	13%	+ 10.3%	+ 7.8%	+ 13.2%	
38	$\approx 500^\circ\text{C}$	32 - 36 $\mu$	2.674	3.014	3.75%	4.0%	+ 12.4%	+ 10.6%	+ 15.2%	

different geometry

Nichrome films evap. in a residual oxygen atmosphere

Run Nr.	Substrate Temp	O <sub>2</sub> -pressure	Mean res before all.	Mean R after all.	10%-90% spa before all.	10%-90% spa after all.	Mean AR-R <sub>app</sub> -R <sub>res</sub>	10 percentile AR	90 percentile AR	TCR
33-34 (Ni-Cr wire)	450°C	3·10 <sup>-5</sup>	V/I <sub>E</sub> =41-50		could not be etched					
40 (Ni-Cr wire)	30°C	3·10 <sup>-5</sup>	600 ( $\frac{36}{90} \text{ Vol}$ )	1.154	10%	7%				
35 (Ni-Cr-wire)	450°C	3·10 <sup>-5</sup>	1.80	1.58	3.9%	3.8%	-13%	-14%	-12%	60-120 ppm/ $\%$
28 (tungsten)	450°C	3·10 <sup>-5</sup> air					+0.8%	-0.7%	+1.6%	170-230 ppm/ $\%$
29 (tungsten)	450°C	8·10 <sup>-5</sup>	8.94	7.14	12.2% (2u)	9.9%	-21.5%	-20%	-23.4%	290-330 ppm/ $\%$

Question:

Reproducibility. Best point looks like evaporation from a Ni Cr wire  
in a "pure" vacuum at  $\sim 400^\circ\text{C}$  substrate. H<sub>2</sub>R.

Process sensitivity:

(good results)

Mall hypothesis: It is due to a dirty vacuum system.

Experiment: Use H<sub>2</sub>R jig in Varian system for good comparison.

Effect of crudly oxidized - those that have been <sup>burning</sup> everything out making for a L.

Variations across wafer.

Postulate: It is geometry.

Experiment: a) Measure geometry on R. across wafers

b) Compare data on the different width resistors.

It would be useful to measure different resistor variations across the wafer and to life-test these. H.R. will ~~not~~ talk with SPF re. the advisability of doing this.

80 Feb 11, 1963 - Epitaxial Vapor Etch

Stephan  
Wigton  
Sals

Clean up the old Schlesinger system to  
get rid of everything in the way of problems.

Measure rates and perfection of films.

Order film, cont 2/11/63

Boron doped oxide ( $V_I = 20$ )

Diffused for 1 hr total (15 min dry, 45 min wet)

1000°F, 750°, 20 min get 7/33K (bad spread, lots of open on 1 run)  
avg ~100K for pure oxide.

P-doped oxide ( $P_2O_5$  for  $V_I = 0.7 - 0.9$ )

Diffused @ 1100° per  $\mu\text{L}$  process

1000°F, 750°, 20 min get  $\approx 114K$ . Spread looks pretty good.  
avg ~135K<sub>2</sub>

These have been processed over in the IPR - no problem,

Problem:

1. Captures without forming
2. Need non-i<sup>-</sup> killing heat treatment.
3. Life test data.
4. How does it work on  $\alpha$ -gram oxide.

Feb 11, 1963 - Other film resistorsCampbell  
Warts  
Sah

81

- Looking @
1. Si thin film
  2. Cermet
  3.  $\text{SnO}_2$
  4.  $\text{TaN}$

Pure Cr  
 $T_g$

$\text{TaN} + \text{SnO}_2$  are unstable as sputtered.

$\text{SnO}_2$  will stabilize @ ~900°C. This is from  $\text{Sn} + 7\% \text{Sb}$ .

$\text{SnO}_2$ : If we want to do any more, we should go to spray.  
Intalox can (will) coat bridged Si wafers. - We will send some

$\text{TaN}$ : still too early to tell. We are way off on  $\rho$ ,  $\sim 10^{-5}$  off - too light.

Cermet: Cr +  $\text{SiO}_2$

Our early work was separate sources by electron bombardment.  
Now we use flash evaporation from a heated Ta (or W wire) boat.  
 $\rho$  is in  $10^{-4} \Omega \cdot \text{cm}$  range.

Problems:

1. Etching
2. Bad changes on heat cycling - down 50% or so.


Possibly some spike alloying combined with a subsequent anneal to  
value in with trying

Si thin film:

580°, 750°, 630° reaction temperature  
At 580°C get non-uniform films which show  
They also look thin at 630°  
The films look good, but perform  
poorly.

$\int I^2 V$  ie, a breakdown  
phenomenon

At higher temperatures the films look "tumble"  
There is an appearance of a grossly derived resistance.  
Contacts need forming.



One run came thru that required no forming.

Some runs for 8 hr @ 500°C - almost no change.  
out of 11 units, the largest change was ~5%.

First

82 Section Meeting 11/16/63 - Everybody

Joh  
Blyth  
Van Neus  
Engall  
Blome

Memory array is small -

Manpower - add a girl.


An interesting point contour.

We will take the periodic error down further.

Optical jigs:

Art Engall will explain the economics and use of lacquer coating instead of wax

Gene will recommend an O mask check program.


Diode matrix 2/11/62BCD.

Completed  
Feynman  
Pringle  
Tranist  
More

83

<sup>N</sup>  
This has problems of X-tor action.

By Al doping this can be made smaller, but leakage goes up to what is probably an untenable level.

New structure

Using this structure a BCD matrix we can get it @ 50x102 mil  
for the full 40 diodes:

It should be the other polarity for compatibility with processing.  
This, however, results in problem for logic because it makes ~~one~~ the buried line the S.B. diffusing before epitaxy, which is too long. Especially because it then must be 10' long.

No good diodes <sup>any</sup> like this have yet been made.

I feel this project is useful, but much more useful is to put Pringle in the Rev. Dev. section & the FETV shift as this first project.


Al Feyn.

In the burn out our gall friger go from 500 - 1000 mils  
Get ~ 99.8% diode yield  
But pieces don't fit together - isolation is the problem.  
Some life test data on friger (Al).

84 Feb 13, 1963 - Jim Angel rundown on Adaptive Systems

100 lecture

Angel  
Ngze  
Furnil  
Perkins



This can also be done on  
the a film with erasing leads.

glycine phosphate is presumably a penetrant  
that does not tire.

It turns out that there aren't many companies are doing adaptive ~~components~~ <sup>components</sup> ~~systems~~ <sup>systems</sup>.  
Even the magnetic array takes ~\$1/weight - i.e., 30¢ a tape word cores.

Possible uses:

1. Voice control to a computer (only alpha-numeric computers)
- 2.

# Self Organizing Systems - 1962

## Contents

### 1. The Organization of Organization

O. G. Selfridge - Lincoln Lab.

### ② On Self Organizational Systems

M D Mesarovic      Systems Research Center  
Case Institute

### ③ Self Organization in the Time Domain

D. M. Mac Kay      University of Keele  
England.

### ④ Neurological Models & Integrative Processes

W. S. McCulloch, Arbib, Cowan      RLE, M.I.T.

### ⑤ Information Input Overload

J G Miller      Mental Health Research Institute  
University of Michigan

6. Information Simulation: An Example of A Self O.S.  
 H. Gueykon  
 Northwestern University
7. On the Automatic Formation of a Computer Program Which  
 Represents a Theory  
 Paul Ansel  
 RCA Labs.
8. Optimization Through Evolution & Recombination  
 H. J. Bremermann  
 Math Dept  
 U of Cal, Berkeley
9. Natural and Artificial Synapses  
 L. D. Harmon  
 BTL - MH.
10. On Probabilistic Push-Down Storage  
 M P Schützenberger  
 Harvard Med School.
11. Concerning Efficient Adaptive Systems  
 John H. Holland  
 Communications Facultas Lab.  
 U of Michigan

12. Empirical Laws & Physical Theories - Information & Imagination  
 L. Brillouin Columbia U.
13. Majority Logic and Problems of Probabilistic Behavior  
 Saburo Muroga IBM Research.
14. Interaction Between a Group of Subjects and Adaptive Automation  
 to Produce a SOS for Decision Making  
 Gordon Pask (System Research, LTD)  
 England
15. Cybernetic Ontology and Transjunctional Operations  
 Gotthard Günther Elec Eng Res Lab, U of Illinois
16. Some Problems of Basic Organization in Problem-solving Programs  
 Allen Newell Carnegie Inst of Tech
17. Training Sequences for Mechanized Induction  
 R. J. Solomonoff Zator Company, Camb.  
 Mass.
18. Adahives - BW SU
19. A Comparison of Several Perceptron Models  
 Frank Rosenblatt Cornell U.
20. A New Class of Multilayer Series-Coupled Perceptions  
 Alan G. Konheim IBM Research.

21. A Test for Linear Separability As Applied to  
Self Organizing Machines

Richard C. Singleton

SR 1

22 Function Algebra and Propositional Calculus

Karl Menger

Illinois Tech.

23 Some Similarities Between the Behavior of a  
Neural Network Model & Electrophysiological  
Experiments

B. G. Farley

Lincoln Lab.

1962 COSOS

Lincoln, MIT . III

Case 1

England 11

Michigan U 11

Northwestern 1

RCA 1

Cal Berkeley 1

BTL 1

Harvard 1

Columbia 1

IBM 11

Cornell 1

Illinois 11

Glaford-SRI 11

Carnegie 1

Taylor 1

Work in different situations and self-organizing structures

I. Official institutions at the MRC - Pre-IDE, Jan 1961

1. Team - Task and team, well defining roles

2. Follow Regulation - Structure, hierarchy, etc. addition

3. Learning - Individual or group experience in working group addition

4. Problem solving & Planning

5. Solution of difference

II. Self-Organizing structure - after a Pre-IDE, Jan 1961

a. Learning (field) (addition)

b. Middle

c. Outer

d. Nature

(2)

### III Implementations

#### A. Transfluxor

GE 1<sup>st</sup>

Aeroneutronics 2<sup>nd</sup>

SRI (Ted Brain)

#### B. SHMAC <sup>second</sup> <sup>magnetic</sup> <sup>beam</sup> <sup>current</sup> (Craftron)


SD

SRI

Cornell-Rosenblatt


Matrix

Thin Films



#### C. Memistor

SV - MC



burn in path, then  
burn out if you don't want

#### D. Solion - not very promising

BTL - TRE out of business

#### E. Speculation

Flexode-RCA - lithium doped resistor.

Reversible Paths - SV (Burdle) Sandia, Space General.

Silver Halides - SD

Ferroelectric - Pulvari, Holl

TA

#### F. Neuristor

Melpar

SRI

SV

Japan

IV Digital Simulations - definitely an important competitor  
 SV

Lockheed - Mattson

IBM - Well have at SV

V Hardware Simulations

BTL - Harmon

Adeptronics }  
 Atronics }  
 Melpar }

VI COSO <sup>Volume 1</sup><sub>on all aspects</sub> - Proceedings edited by Gorita

III Theory - non adaptive implementation.

Philco (Post Office)

RCA

IBM

Melpar

MIT

Carnegie }  
 Princeton } Problem Solvers.

Feb 13

85

Data we have

100μa, 125°, glam or extra, \$, a\$

\$	glam	P-setters	1hr after 48 hrs	
\$	"	Ni	0 no failure out of 10	
AS	"	none	1 7 out of 10	(2 recovered at room temp)
AS	TO-S	none	1 7 out of 10	
			1 16 out of 18	(5 recovered at room temp)

Sammons

Bang  
Fawcett  
Ypm  
Dair  
TurboHilton  
Sark  
Stephens  
Moore  
Flint

Pyramids & raised triangles cause soft junction (diode). No low-doped B.P.

"Hole" defects are not bounded crystallographically

"P's form on <sup>foreign contaminant</sup> ~~impurity~~ on substrate"

1.  $\text{SiO}_2$  as ~~coated~~ anodic film 2000 Å thick. At the holes in the oxide growth of Pt is shown. The hole came from nowhere - 10 1/2 wafer.
2. 200 Å of  $\text{SiO}_2$  (anodic) no more P's than on ordinary wafers.
3. Ground up wafer or to a mech polished wafer gave P's ~~less~~ by the thousands
4. Thermal etch pits (made in Ar in a diffusion furnace) no P's, but ~~mostly~~ <sup>other defects</sup> that look like
 
 in one-to-one correspondence.
5.  $\text{N}_2$  thermal etch pits did not make P's
6.  $\text{Al}_2\text{O}_3$  - 3 μ - loaded with P's
7.  $\text{B}_2\text{O}_3$  - " "
8.  $\text{SiC}$  - " "
9.  $\text{ZnO}$  - " "
10. Carnuba wax residue shows some
11.  $\text{CaCO}_3$ ,  $\text{NaOH}$ ,  $\text{CeO}^+$  will make P's, but especially a lot of raised triangles.
12. Chemical etch pits are ~~and~~ inconclusive. Too many everywhere.

In any case, we still have a Pt problem. Even on our best films we saw a few per wafer on the average. We will not be satisfied until there is < 0.1 per run.

RECEIVED

FEB 18 1963

GORDON E. MOORE



INTERNAL CORRESPONDENCE

FAIRCHILD SEMICONDUCTOR

A DIVISION OF FAIRCHILD CAMERA AND INSTRUMENT CORPORATION

TO: Distribution

DATE: February 18, 1963

FROM: V. H. Grinich

cc: G. E. Moore ✓

SUBJECT: Microcircuitry  
Minutes of Meeting held February 18, 1963

In order to minimize the amount of repetition we will review action items that were discussed at the January 29th meeting on  $\mu$ L Review and then proceed on to new business.

Items from  $\mu$ L review held January 29, 1963

Policy Decisions 1 and 2: The two policy decisions that were stated in the minutes of the January 29 meeting were re-emphasized and all parties agreed to it. In addition it was stated that we would closely evaluate the epitaxial versions of  $\mu$ L elements by means of bringing out a lead from the base of at least one transistor in order to monitor resistance, and also to get a closer handle on transistor characteristics. This will allow us to establish a base for any further modifications that may be deemed desirable.

Action Items from January 29 minutes

Item 1) 10 units of the GBY elements (double dog bone resistors) were evaluated with good results in regard to resistance ratios and turn on voltage. GBZ, SBZ and HBZ masks exist (these are hybrid resistors with some dog bone and some slip contact resistors). 40% classifications yield has been obtained with the SBZ, however. SBYs, HBYs and other of the family will be stepped as soon as the GBY units are completely evaluated. This is all being done through Mountain View in Production and Applications Engineering.

Item 2) Epitaxial material was supplied to Mountain View from R & D. However, due to Mountain View's other commitments they did not feed back information or take the data as to die sort yield for the epitaxial "S" element. Yields on present HSG-3 epitaxial units are 50-80% hard breakdown at  $V_{CC} = 5V$ .

Item 3) Completed by Applications Engineering.

Item 4) Work under way by Applications Engineering.

Item 5) The present minimum geometry layout will be evaluated before any modifications are considered.

Item 6) Work order in process.

Item 7) SBY units need to be evaluated before this can be recorded.

Item 8) Epitaxial material was sent to Mountain View as discussed under Item 2. New runs are near die sort in R & D.

February 18, 1963

---

The following new business was discussed:

- 1) Current Mode Logic Gate is at metallizing.
- 2) Discussion of new design for higher speed current mode gate was concluded with a decision that we will bring out extender tabs on both sides of the present current mode gate in order to evaluate ways of getting temperature compensation within each device, and at the same time allow us to operate with a  $500\Omega$  in place of a  $5000\Omega$  resistor. We expect to be able to get with this new circuit at  $1200 \mu V$  dissipation 3.5 nsec delay for a fan out of 1 and 7.5 nsec for a fan out of 5.
- 3) Discussion of yield on DPD circuits showed the following results have been obtained in Mountain View. For the R element with 40 wafers into the line, 12 wafers made it to metallizing, giving 96 devices at pre-sort from which 14 finished units were accepted by DPD. For the adder circuit 440 wafers provided 39 finished units; for the four input gate 220 wafers provided 147 finished units. Before we make any epitaxial masks for the DPD circuits we will get more yield information on the epitaxial S element.
- 4) Discussion of the binary circuit using storage diode steering indicates that we have some problems in getting a tight control with both a minimum and maximum on the diode storage time. It appears that we will need 10 microns collector region thickness (distance from diode junction to isolation junction) in order to obtain 100 nsec effective life time. Some minimum beta on the pnp transistor is a sufficient condition to imply we have the life time but because of emitter efficiency effects it may not be a necessary condition.

There will not be a Microcircuitry meeting on Monday, February 25. Notice will be sent out prior to the next meeting so there will be no mixup.

VHG:ef  
Distribution:  
D. Farina  
P. Ferguson  
R. Seeds  
R. Shultz

Laurence would like to continue to track down the causes.

1. Other contaminants
2. Thin films around a known contaminant

Yim:

Working on J film growth with a 10 min slow step.  $0.1-0.2 \mu\text{m}/\text{min}$ .

$\Phi$  density ~ independent of  $T_{\text{growth}}$ .

We will observe stacking faults for now to see if we can see any correlation.

88 Section Meeting 2/2/63

The S&R camera has been frozen to a small (100 μm) p.t.p. ones.

We are going to try some Nikon lenses for large field coverage  
and 0.2 N.A.

Some Belgian plates are being tried.

J. Moore

WEEKLY NEW PRODUCT STATUS REPORT

SMALL GEOMETRY SECTION RECEIVED

FEB 18 1963

W/E 2/17/63

GORDON E. MOORE

Project	Engineer	Status
3111	BOTTE	APPLICATIONS STILL EVALUATING THE MOST RECENT RUNS. TE30 IS DEFINITELY OUR BIGGEST PROBLEM ON THIS DEVICE. RESULTS FROM 1060°C GOLD DIFFUSED AND PYROLYTICALLY OXIDIZED RUNS SHOULD BE AVAILABLE BY 2/25/63. APPLICATIONS LIFE TEST DATA ON RUN #6 SHOW NO FAILURES AFTER 500 HRS.
0000/1	SMULLIN	NON-EPI MAXIM 0000'S (5.1-5.6 $\Omega$ cm) STARTED IN 1211/1311 GROUP DURING THE NECK. FIRST RUNS SHOULD BE AT DIE SORT BY 3/4/63 AND AT CLASSIFICATION BY 3/15/63.

C.C. T. Bay  
V. Grinich  
G. Moore  
C. Sporek  
D. Yost  
B. Schultz  
B. Knudson  
P. Ferguson

R. Graham  
W. Richmond  
R. Gere  
P. Hartman

Date Received 2/18/63

SIGNED John L Hartman

W/ 2/17/63

Run #	Customer	Status
0002	RITTER	FIRST MT. VERNON RUN WILL BE AT DIE SORT ON 2/19/63. IT WAS MADE USING MATERIAL MANUFACTURED AT STERLING RD AND LOOKED QUITE GOOD AT T-84. AT LEAST 2 MORE FSC RUNS SHOULD REACH DIE SORT BY THE END OF THE WEEK. THE LAST 5 RUNS STARTED AT R&O (USING MERCK WAFERS) GAVE PRACTICALLY NO YIELD AT DIE SORT AND THE 2 MERCK RUNS IN PROCESS AT MT VERNON ALSO LOOK BAD. THE EXACT PROBLEM WITH THE MERCK MATERIAL HAS NOT BEEN DETERMINED AS YET. LIFE TEST DATA (O.L.) ON THE 0002 IS BEHIND SCHEDULE DUE TO PROBLEMS IN APPLICATIONS.

FAIRCHILD SEMICONDUCTOR  
Inter-Office Correspondence

2/11/63

TO: D. Yost  
FROM: P. Lamond  
SUBJECT: NEW PRODUCTS SCHEDULE - SMALL GEOMETRY SECTION

cc: C. Sporck  
J. Sentous  
J. P. Ferguson (R&D)

The following is an updated schedule for the introduction of new products in the Small Geometry area:

Product	Dates	Engineer At R&D	Product in M.V.
0000/1 AG C & RF	2-11-63		2-11-63
1340/41 Replacement	5-1-63		5-1-63
3 x 1312 TO5 -5 leads	5-1-63		5-1-63
0008 T.F.D.	6-1-63		6-30-63
I.B.M. S.C.R.	8-1-63		8-30-63

*Pierre R. Lamond*  
P. Lamond

PL:af

RECEIVED  
FEB 12 1963  
PHIL FERGUSON

Pre product planning meeting

JPF, VHG 89

56-800

from Prime Land memo - 2/11/63  
Small G.

00001 into line Q 2/11

1340/41 replacement

3X1312 - TOS-5 leads for 004

0008 T.F.D.

IBM SCR.

6/1

8/1

1221 - ?

1450 - any if brought up.

"The Trident"

3111 - flying

We should plan the trident family.

FET<sup>1/2</sup> - not much new

PN/P

4511 -

1713 - they had fit trouble, but now look ok. Rating problem for 1702?

3511 - looks good

1702 - bring up.

7500 - Not a real competitive line?

6205 -

8206 -

7000 -

Large G's

4116 - 4201

SCR - IBM


- H.V.

Feb. 26, 1963


## - Project Review - Special Epitaxial Device Structures

Pre-meeting ideas

## 1. Simple cut and backfill




## 2. Cut and backfill with an additional diffusion step between D &amp; E



This one has the potential problem of not allowing adequate clean-up between diffusion and growth.

## 3. Cut and back fill, controlled doping



DATE Feb 19 63  
 EQUIP. USED Dish Craig  
 TAKEN BY Dick Craig  
 REQUESTED BY \_\_\_\_\_

**FAIRCHILD**  
 SEMICONDUCTOR  
A DIVISION OF FAIRCHILD CAMERA  
AND INSTRUMENT CORPORATION  
**ENGINEERING DATA**

( ) FT. HSG-3 CLASS \_\_\_\_\_  
 REMARKS Metallized  
 Wafer yield  
 GROUP (Epitaxial Gate)

LOT No.	DE.	OP.	GR.	TYPE No.	CL.	TE.	COND.	DATE	ELAPSED TIME	SP.	SP.

RUN	Wafer LOT No.	0 Yield I <sub>CEO</sub> <10μA @ 5v.	1 Yield I <sub>CEO</sub> <100μA @ 5v.	2	3 Typical h <sub>FE</sub> 5mA	4 Typical I <sub>VCEO</sub> 5mA	5	6 X; Epitaxial Layer Thickness H <sub>2</sub>	7	8 RECEIVED	9
										FEB 25 1963	

HSG3-5

A	44	%	56 %	60	10 v.
B	30		35	40-60	15
X	0		0		
Y	0		0		
Z	0		0		

(10-20 fm.)

7	A <sub>1</sub>	0	12 %		7 v.
	B <sub>2</sub>	0	5		
	C <sub>3</sub>	12	48	40-80	
	D	0	6		12

9	A	0	22 %		12 v.
	B	32	76	40-70	14
	E	8	21		
	C	8	16	50-70	
	D	50	50	50-70	

10	A	12	66 %	35	8 v.
	B	30	50	40-60	13
	C	23	57	30-70	12
	A <sub>2</sub>	52	64	30-70	10
	B <sub>2</sub>	60	62	30-70	13
	C <sub>2</sub>	32	55	40-70	10

11	A	32	%	60 %	100-140	7 v.
	B	12		12		8
	C	25		35		7
	D	20		20	70-130	7
	E	0		0	7200	~21 fm.

12	A	72	%	80 %	30-45	14 v.
	B	64		72	25-45	14
	C	36		44	30-70	13
	D	64		84	25-30	16
	E	52		56	25-45	15
	F	76		76	30-55	15

13	A	65	%	66 %	20-50	13 v.
	B	48		56	40-70	13
	C	66		66	40-90	11
	D	64		74	30-55	15

DATE 19  
 EQUIP. USED  
 TAKEN BY  
 REQUESTED BY

**FAIRCHILD**  
 SEMICONDUCTOR  
A DIVISION OF FAIRCHILD CAMERA  
 AND INSTRUMENT CORPORATION  
**ENGINEERING DATA**

( ) FT. HSG3 CLASS  
 REMARKS  
**METALLIZED WAFER YIELD**  
 GROUP (EPITAXIAL GATE)

LOT No.	DE.	OP.	GR.	TYPE No.	CL.	TE.	COND.	DATE	ELAPSED TIME	SP.	SP.

RUN	Wafer LOT	0 No.	1 Yield	2	3 Typical	4 Typical LVC <sub>E</sub> O HFE	5	6 Xi Epitaxial Layer Thickness (μg)	7	8	9

HSG-3-15

A	46	%	52	%	60-160	15	v.
B	42		51		50-170	13	
C	60		64		55-65	15	

34

17

A	42	%	42	%	80-100	13	v.
B	75		78		70-100	18	
C	62		67		—	14	
D	58		61		50	12	
E	68		86		80-100		
X	0		0		~200	2-4	v.
Y	0		0		~200	2-4	v.

34-38 fr.

27fr.

THESE YIELDS INCLUDE ALL WAFRS WHICH REACHED  
 ALLOY EXCEPT FIRST THREE RUNS

Yim:

Grown junctions

- A. Start in 0.32 cm P substrate  
 Grow 0.32 cm N for 5 hr  
 Grow 3  $\mu$  of 1.5  $\Omega$ -cm.

Get "n hard" mesa diodes on ~80% of 10 mil mesas.


These were grown for FET people - no feed back.

- B. 0.2, 0.1, 0.02 p-type substrate  
 grow 1.5  $\Omega$ -cm N  
 0.5  $\Omega$ -cm P

Get 8-14 "line"  
 $2.5-3.5 \mu$  "emitter" ( $2600-4200 \frac{\mu}{\text{in}}$  over 1  $\text{cm}^2$ )

Get BV of ~100 on cb, 10-30 on other.


On 4 X-section, only one shows parallel junction. The collector varies all over the map.




do isolation diffusion N' grid

grow 4-5  $\mu$  of 1-2  $\Omega$ -cm N type


Do p-type isolation



- D. Many other diffused grown structures




to make



92 Epi structures, cont

FET

0.2 mil



grow  $\beta_P$  of P-type

After growth there is no evidence of lateral growth.

There are detailed run sheets on everything.

On oxide masking, pinholes in the oxide are a problem.

Oxide masked structures:

None have been done on cut and fill.

Things we would like:


- R. Craig 1. Cut and backfill, pref with high density layer growth (see p. 90),  
H. Rugg 2. Grow base for good X-tors.

for Oxide 3. Inverse epitaxial for power X-tors

4. Power X-tors - need  $35 \mu\text{m}$  min switch back problem.

5. Upside down X-tors (both grown on different base)

G. Parker



$$\beta_{\text{str}} \approx \frac{1}{2} \beta_N$$

This is an important device in my estimation

G. Parker 6. ~~Get~~ very close control of thickness size. outdiffusion  
of boron/phosphorus

for Oxide 7. High  $P$  N-type growth,  $> 20 \mu\text{m}$ .

~~To grow thick N on P. Cut and backfill for isolation.~~



## INTERNAL CORRESPONDENCE

## FAIRCHILD SEMICONDUCTOR

A DIVISION OF FAIRCHILD CAMERA AND INSTRUMENT CORPORATION

TO: List

DATE: February 22, 1963

FROM: Gordon E. Moore


CC:

SUBJECT: Agenda for Project Review Meeting  
Tuesday-2/26, 9:00 a.m.  
Special Epitaxial Device Structures

The purpose of the meeting is to discuss and plan efforts to make advanced device structures not presently needed specifically by device development projects, but of interest when capability is established.

Agenda: 9:00 Wigton & Yim on special structures that have been made with photos and data.  
9:30 Group discussion of other structures of interest.  
10:30 Preparation of plan to make certain structures and assignment of device development responsibility to evaluate or use after structures have been shown feasible.  
11:00 Adjournment

Please have all data summarized for efficient presentation.

  
Gordon E. Moore

GEM:hb

List: (Participants)

- A. Davis
- P. Ferguson (3)
- V. Grinich
- T. Sah
- H. Wigton
- E. Yim

Exp'mt No.	Objective	Method	Decision to Make	Results	Analysis and Remarks			
1.	Determine pipe density and oxide thickness as pipe increments during processing.	Use 3, 5, and 7 fringe thicknesses, and observe pipe density as processing proceeds.	Relation of $O_2$ thickness to pipe density or pipe occurrence at various processing stages. (4200)	Conditions fringes 6-3/4 fringes 3-1/4	T-70 % 80% 67%	Pipe increase between Diode & T-70 11% 22%	D.S.	Tests showed significant difference in both T-70 yield & pipe density increase
2.	Determine effects of oxide cut out slopes as dopant barrier at junction areas.	Use sloped and sharp oxide cut-outs, observing differences in pipe density as processing proceeds.	Relation of oxide cutout sharpness as dopant barrier in function areas. (4200)	slope cut out sharp cut out standard	72% 76%	18.5% 8.5%		Tests shows significance in pipe density increase.
3.	Determine if boron doped oxide is permitting faster diffusion of phosphorous than believed, such that doped oxide is not an efficient phosphorous mask.	Compare original boron doped oxide pipe density with stripped and regrown oxide after base and emitter diffusion.	Effectiveness of doped oxide as a mask against phosphorous. (4200)					Due to complication of channel formation test was abandoned. No further tests planned.
4. (Item 9 of Moore list)	Determine if a thick oxide before boron doping of oxide is effective as oxide mask against phosphorous doping (compliment to Exp'mt 3).	Compare thick and thin oxides for pipe density after phosphorous diffusion.	Effectiveness of oxide thickness as compensation against phosphorous penetration of boron doped oxide. (4200)	$O_2$ thickness Heavier Base Diff Oxide Std.	T-70 78% 76%	Pipe Increase. 4.5% 8.5%		Heavier base oxide indicated a better mask against phosphorous diffusion.
5.	Determine if pipes near junction not detected in early processing expand by lateral diffusion into junction area.	Arrange oxide-steam time cycle to yield equal $O_2$ thickness, but different X, and longer diffusion times of two groups, forcing lateral expansion of "close-in" pipes into function area.	Magnitude of "close-in" pipes not detected at base diffusion on completed device. (4200)	Diff. Time Longer Diff (4.5 hrs) Std. (3 hrs)	T-70 78% 76%	Pipe Increase 4.5% 8.5%		Longer diffusion showed no significant effect in pipe density increase.
6.	Determine amount of pipe-type contamination is associated with Ni plating operations.	Compare groups with Ni plated vs. no nickel, and Ni plated vs. Ni evaporation.	Magnitude of pipe generation associated with Ni plate solutions and possible alternate nickelizing procedures.					

Page 93 NPN Simplification Process

12-31-62

Original Objectives	Process Steps	Condition
1. High Yield	1. DIFFUSION	1- Std. DIFFUSION
2. Low cost	2. Masking	2- Std. Masking
3. Process cycle time	3- Cleaning 4- Ambient	3- Un Known 4- Bad.

Method used

1- ALL STD DIFFusion Practices

2- ALL STD Masking Practices

3- No in Process testing or cleaning, Cycle time = 5 days

4- Wafers KPR Coated when not in Furnace.

Results

1- Yield As Good or Better than Std.

2- Cost Low, due to Yield and Short Process time

## NPN Simplification Process

12-31-62

No in Process testing or cleaning


Total Time cycle For Wafer Fab = 5 days

Item	Comment
1.	Run size will be equal to Base Pre-deP. Limit
2.	Will be loaded direct to oxidation boat
3.	Steam flask cleaned for each run.
4.	Air dry in dark, dust free container.
5-	Masking operators start at 0600
6.	Base Pre-deP boat loading done in masking room and carried under cover into furnace.
7-8	Std. process
9	Same as #4
10	New mask
11.	Under cover direct from 2nd mask
12.	K.P.R Nickel process in place of Black wax
15	Direct to topside metal, No testing
16	Rough Al metal system
17	Same as #4
19	only testing station in process.


# NPN Simplification Process

E&K


1 to 4 Continuous Same day




5 to 9 Continuous Same day




10 to 14 Continuous Same day






15 to 17 Continuous



A.S.M.P



# NPN Ni Plate



E.J.K.


## Simple Process

Die Sort Sample BY 4200 Line

# Simple Process to Std. 4200 Process

ALL Die Sort Data Obtained BY 4200 Line

Simple Process = 




Simple Process to Std. 4200 Process  
ALL Die Sort Data BY 4200 Line

Week Die Sort Percent  
of

Simple Process 

2-11-63

Std Die Sort



~~ROBE~~ - Feb 25, 1963.

C. Bruegger Moore 93  
Hill Legaux  
Sang Zell  
Parac Orzech  
Blome

Sang

From data on oxide thickness, etc., a run was made to try thicker oxides, etc. A die sort yield of 62% was obtained.

Production has a very good correlation to low breakdown & desirable pipe.

Central line with minimal process - min residence time ~~30/57 pipe fit B~~  
The percentage of pipe in die rejects is then ~~10% pipe no best~~  
showing only 10% of rejects.

Agenda for Paul Hill & I will get together to discuss an agenda for a meeting in 4 weeks.

94 Feb 26, 1963 - Structural Changes on PNP's

Carlson:

1. What is the effect of Ga.

The Ga cycle: (done after 3rd mask)

5 min preheat in N<sub>2</sub>

Dymond  
Sang  
Hill  
Waring  
Bathman  
Lewis  
Duffek  
Tapp  
Buttfield

Measure BV<sub>CBO</sub> @ 5 mA and 50 μA

I<sub>CBO</sub> @ 1 2 20.5

Before lone channels in μA or mA range

One device:

Cycle number	min/plate	BV <sub>CBO</sub>			I <sub>CBO</sub> @ 20.5		
		5 mA	50 μA	β (final) / 1 mA	1 mA	20.5 mA	50 μA
O - H <sub>2</sub> only	59	53	50	-	-	-	-
O - H <sub>2</sub> 20s - 1 min	17	14	44	44	68	X	
O - N <sub>2</sub> 11 - 1 min	38	31	80	1.2	3.8	100	
at 0 min		41	38	90	1.2	3.6	100
@ 9500 °C							

Others behave similarly - "long" H<sub>2</sub> soak help I<sub>CBO</sub>.

Len Carlson feels comfortable in 7500°C @ 60V LVC<sub>EO</sub> - he bases this on essentially no life test data.

Typically β goes up on Ga treatment, down again on alloy

Why not a long  $\mu$ -diffusion for Ga? the 80s is not unusual

2. Oxide trimming.

At O-line no current - trans - with channels,  
but they are there.

From Cob'k on 4515'n (2.5R cm)

montmorillonite	Or/10v
trimer	90 pf
	43 pf
	12 pf

58 devices, narrow spread.



## INTERNAL CORRESPONDENCE

## FAIRCHILD SEMICONDUCTOR

A DIVISION OF FAIRCHILD CAMERA AND INSTRUMENT CORPORATION


TO: List DATE: February 22, 1963  
FROM: Gordon E. Moore CC:  
SUBJECT: Agenda for Project Review Meeting  
Tuesday-2/26, 3:30 p.m.  
PNP Channel Problems

---

The purpose of the meeting is to review the effects of structural changes which have been made and evaluated in planar PNP devices in an attempt to eliminate the channel problem and planning of program to evaluate other structural changes in the light of various models of channel causes.

- Agenda:    3:30      Statement of problem and review of prehistoric data - (Moore).
- 3:40      Review of more recent data on oxide cut and gallium treatment - (Carlson).
- 4:00      Summary of life testing results with respect to channels on 1740 and 4511 - (Reis or Grutchfield).
- 4:30      Discussion of other hard data from group.
- 4:40      Discussion to generate structural changes worth considering from group.
- 5:00      Preparation of plan to make and evaluate recommended structural changes.

Please have all data summarized for efficient presentation.

  
Gordon E. Moore

GEM:hb  
List: (Participants)  
L. Carlson  
P. Ferguson (3)  
V. Grinich  
H. Grutchfield  
L. Reis  
T. Sah (3)

\$ - a monograph we are about to loose  
effort - aimed at understanding, not at for MP for  
competition

40 hr solution

Attraction ~~that~~ program - on posture.

The double break is not associated with trivalent oxide.

3. Of 10 units with trivalent anodic oxide ( $BV_{(0.0)} - 30V$ )  
5 developed 0.1-0.3 ma channels during life.

### Gatchfield

1740 - 1741 The only channels he has ever seen are when  
Ba was purposely left out.

4511 Op @ 800 mw, free an  
 $100^{\circ}\text{C}$ , reduced from  
 $150^{\circ}\text{C}$ , CB bias


All of our PNP's were put on same condition. Only the  
4511 and 1712 developed problems

The Ba treated units show a large increase of low current leakage on  
aging (say, %,  $300^{\circ}\text{C}$ ).

4511 (6 crystals)  
produce channels by power lift  
eliminate them by  $300^{\circ}\text{C}$  age

4511 didn't change

A lot of the channels get to be



(~~Levin says this is a punch cut effect~~)

Competitor Levin : T.I., <sup>impa - 10 years, they not much change</sup> Hazel Spring — have channels, don't grow  
Motorola is going fast.

Song has done a run that uses Au metal, no Ba and  
has no problem(?) yet. There are 1741 200,300 mw, 200,  $300^{\circ}\text{storage}$ . These  
run in the 20-30 v range mostly with a few to 60 v.  
Heat treatment is  $1000^{\circ}\text{ATA}$  after every diffusion step.

All onto S; before diffusion — no good result.  
Repetti of Anodic start — channel  
Morohoshi — in mill

~~cannot get Morohoshi to publish his results~~  
We now have monopoly over 4511 to try — hard  
Anodic  
Thermal

96 Small Geometry product planning Feb 27, 1963

Spurk  
Gut  
Kundt  
Nezel  
Schenk  
Finnib  
Lever  
Ferguson  
Mone  
Selby  
Kundt  
Nezel  
Schenk  
Finnib  
Lever  
Ferguson  
Mone

1312 - This has a 150°C T<sub>CO</sub> problem. This is evidently common to all epitaxial units. Other problems are only opening - get 85% to class 100% to class 2N708.

1311 - Hot T<sub>CO</sub> unit meet 2N709 - about 10% fail the 150°C spec. These can't be correlated out.

1211 - Wiped out completely on hot T<sub>CO</sub> on these. 1210's must be made again.

3111 - A basic spec today - It has a hot T<sub>CO</sub> problem.

305CEO

602COO

500ma β = sat 1v

40ns on 40ns off

200μa, 150°C T<sub>CO</sub>

To meet this, we must drop our CEO to 50 off.

Our 20-30 volt units will meet all "the doublets" specs.  
~~Units~~ a 35 mil die.

0002 - There is an epitaxial material problem. On nothing but our (R&D) first material was there a good yield.

0003 - Not being packed at Mtn View, but dice will be out ~~on~~ next Monday.

Aim @ 5000 / mo in plastic by May  
Make some in "M" package

0001 - Waits for strip line package.

FET - We are sick still - next time.

1221 - Nothing but evaluation of what we now have.

1450 - doesn't look like much. - or does it?

40-100 at 100μa<sup>(ss)</sup> (d.c. β). If we look at a.c. β, it looks good at 100μa. VH6 thinks it should fly.

1250 - Fly

1340, 1341 - Would like a unit above fallout in 208 mated  
Our best yield of 1340 is ~40% yield to 2N708.

CDC core driver - no yield. We will make a mask for an intermediate. We will design mask, nothing else.

### PNP

4511

3511

1713

4511

Most Minuteman drivers can take 40v BVCBO, LVCEO.  
We will run some 40v over. You will get us some that have developed channels for photo-pile work.  
There is a real potential problem on ~~BEST~~ VCE in the glass package.

3511 - A production product 2A12695, 2A12696.

1713 - It is producible @ ft of 400 me.

There is evidence of a channeling problem.

400 mw, 25 °C case }  
200 mw in Sat }  
200 °C storage } ok

165°C ambient, 10v VCB. There developed small channels.

1702 - Wait until we find out what field accepts it. It is just a new mask over 1713.

6205 - Dead

6206 - 80 or LVCEO, 15 watt device) @ 200mw

This has the old switch-back problem.

Competition - TI - 2N1560 (and transistors) - obsolete

-18<sup>th</sup>  
of March  
our 1 gm  
machine


TI 2N2150 (a 2 amp device)

M-H. 2N2634 (good amplifier to 2 amps)

The 6206 has a double break-type sat @ 2 amps which is undesirable.

We will make 6206's, spec them, and sell them.

Spec the thing Power



Pover, cont.

7006 - in 9/16

SCR (small) IBM high seen. — easy device.

Decid to Valente, IBM requirements of eejj are not before late 3<sup>rd</sup> quarter. We will shut down on this one of the first 800 units.

SCR - (3amp, 400v) — leave demand @ R&D. This looks like two months.


7500 - No action.

NPN - Large geometry

4011/16 > A couple of split runs in now. Out in 4 weeks.  
4201

We will look at some of the bad 4011 that production has made ~~for inspection~~ with infrared.

We are now worried about the low current β problems.

 We will give out a optimum family recommendation across everything. Schultz, Feyman, Lurie, Mori, Graham + for report in next meeting.


4111 - Being run. It came out of the woods.

1500z 4205 - For various things - Being run.  
≡ 4207

P. 98

DC Current Gain Versus Collector Current

4201 hFE - Solid Curve



SCD  $25^{\circ}\text{C}$   $150^{\circ}\text{C}$   $N^+$  type Summary.

P.91


$$V_{EB} = 20\text{V}$$

Run	No. Unit	$V_{go}$	$I_{t=0}$ ma	% $\Delta I$	$I_j$ (10V) junction 0 hr	1000 hr
62-11-10A getter $1100^{\circ}\text{C}$ 11min Steam $+O_2$ , 40min dry $N_2$	3	-4	7.2	-26	-33	
	3	-8	1.9	-25	-34	
	3	-12	.88	-55	-75	
62-11-10AA getter same above plus $1100^{\circ}\text{C}$ 15min CO	3	-4	7.5	-5.	-6	
	3	-8	5.3	-7.6	-12	
	3	-12	1.8	-2.8	-9	
62-11-10B repeat 10A above	1	-4	1.808	-2.7		
62-11-10BB repeat 10BB above	1	-4	6.49	-0.8		
62-12-3A $1100^{\circ}\text{C}$ 15min( $N_2$ )	5	-4	8	-8	-16	
3B 15min( $O_2$ )	5	-4	3μa	-6	-8	3.5pa 3.4pa
3C 15min(CO)	10	-4	5ma	0	0	
$150^{\circ}\text{C}$ $V_{EB}=20\text{V}$ < agm9	1	-12	1.105	-32.1	-35.7	1.6pa 1.6pa
	1	-12	1.285	-10.1	-10.5	
Selected 3C (CO)						
clean appearance	5	-12	0.25	-6		
poor mask	5	-12	0.25	-12		
3D 25min CO	5	-12	0.5	-26		
3E 60min CO	5	-12	2.5	-15		

- ① % large (A) small ~~large~~ channel
- (B) No CO
- (C) higher  $V_{go}$  with NO CO

SCFET

$$V_{G1} = 0$$



Summary

P.99



Run	No. unit	$V_{SD}$ volts	$V_{G2}$ volts	$I_D$ ma	100 hours	220 hours	1000 hours	T $^{\circ}C$	$I_{G1}$ $SD$ Ohm	$I_{G1}$ $SD$ 220	
62-11-7B anodic	5	10	-4	0.25	-6.9 13 11 18 2.7	-6 15 -1.4 9.6 -5.2	-5 41 0 -22 -5.1	25°C	0.02na 138hr	1-300na	
62-12-1A CO-gettered	5	10	-12	1.4	0	-4	0	25			
62-12-4A CO-gettered	5	10	-12	1.2 3.5	-0.9 -0.6	0.	0.	25			
62-12-1A 4A	5	10	-12	1.5	-40			150	2.6na	1.6	
				2	-20			150	0.1na	0.1	

Feb 28, 1963 — SCFT field effect diode  
Should be SCD (i.e., MOST)


Leith & Trenor

Three devices


1.




2. SCFET counter



3. SCD





The three have the same general drift will time



All the SCD's made to date are "NPN" with a large channel at  $t=0$ . — This is thought to be a dirty furnace table.

On all these structures the CO <sup>15 min</sup> treated units didn't drift  $-4, -8, -12$  volt on  $V_D$ , room temperature. This is  $\frac{1}{2}$  standard run data.  
For longer CO treatment, the data is not so encouraging.

Lewis




with two type field electrode  
a) under one junction  
b) over everything

Sah  
Wain  
Warkas  
Zener  
Leith  
Zergum


Gummel  
Duffels  
Lewis  
Bittman  
Gummel  
Seeds

99




For unit with small field probe  
~~green for~~

Can get to condition in region 5, we can get  
to can also it takes a while for conductors to return.  
For large area gets



Art Hill claims that the correlation between drift and impingement  
is definite. He still swears by his hole array experiment.

First PNPs with no  $V_g = 0$  channels have looked at show the opposite  
type drift, i.e.,



Suddenly this (except the step) looks like ion drift on the surface.  
It is possibly a ambient problem.  
We should tie this down to an ambient effect if possible —  
Lewis is co assigned - Correlation to WW in Amb.



## INTERNAL CORRESPONDENCE

## FAIRCHILD SEMICONDUCTOR

A DIVISION OF FAIRCHILD CAMERA AND INSTRUMENT CORPORATION

TO: List

DATE: February 22, 1963

FROM: Gordon E. Moore


CC:

SUBJECT: Agenda for Project Review Meeting  
Thursday-2/28, 1:30 p.m.  
Surface Controlled Field Effect Devices

The purpose of the meeting is to review progress which has been made in making stable surface controlled field effect devices and to plan program both with respect to individual devices and integrated circuits.

- Agenda:
- |      |   |
|------|---|
| 1:30 | Review of recent data on reliability - (Tremere and Leistikko).                       |
| 2:00 | Review of recent data on reliability and old Rabinovitch data - (Lewis).              |
| 2:30 | Group discussion of reliability data including what additional tests need to be made. |
| 3:00 | <u>Plan for work to be done on SCFET.</u>   |
| 3:45 | Review of data on SCFET integrated digital circuitry - (Wanlass).                     |
| 4:15 | Discussion of potential of integrated SCFET circuitry.                                |
| 4:45 | Plan for additional work on SCFET integrated circuitry.                               |

Please have all data summarized for efficient presentation.

  
Gordon E. Moore


GEM:hb

List: (Participants)

P. Ferguson  
V. Grinich  
O. Leistikko  
A. Lewis  
T. Sah  
D. Tremere  
F. Wanlass  
W. Waring

Wanlass

Wanlass has stored some of the 200°C and finds that they go stick-side - side at with Au. Ones with Al bonds are much better (i.e., non-catastrophic), but ~~so~~ still drift.

Frank Wanlass

Principal problem is the need for high resistor because of high voltage.

Made of same diff as diffused islands. These are made of 0.2 mil stripes.


(i.e., the flipped)

790% were good on a wafer  
only 50% after carrying

a year pulse flip them.

→ Get some electronic evaluation help for Frank!

If you make



, set  $\beta$  multiplication

102 Marlogec Product Meeting : March 1, 1963, March 4, 1963

We send ~ 75 wafers / week, ~ 50-50.

We will send all our excess S's in wafer form.

In 3 weeks 1<sup>st</sup> G's come out.

They are starting 2 runs / day this week

3 " " next ..

4 " " follow ..

5 " " " "

For now send A.E. at least 100 units (functional) for their preliminary evaluation. This should take until 3/6/63.

To Applications:

R&D units G's 100 from total of 6 runs  
Prod .. G's 6 runs

R&D units S's 100 from total of 6 runs  
Prod .. S's 6 runs

Reported over

## CUSTOM CIRCUIT SCHEDULE

	PROJECT	Breadboard	Masks In	Runs Started	Units Out	Unit Requirements	REMARKS
D.F.	1. Autonetics dual NAND gate	-	-	-	3/22		
H.R.	2. Litton VAX NPN driver	3/29	4/5	4/19	5/17	80	60v
J.S.	3. Litton VAX preamplifier	4/5	4/12	4/26	5/24	80	
J.S.	4. MIT sense amplifier	4/12	4/19	5/3	5/31	100	
H.R.	5. Litton VAX NPN/PNP driver	4/26	5/3	5/17	6/14	80	
J.S.	6. Litton flip-flop - Chip A	5/17	5/24	6/7	7/5	80	
J.S.	7. Litton flip-flop - Chip B	5/17	5/24	6/7	7/5	80	
J.S.	8. Rem-Rand 3-input buffer	6/7	6/14	6/28	7/26	100	
H.R.	9. Autonetics general purpose amplifiers					0	R&D test vehicle
	10. Autonetics power switch					0	Finish chips



INTERNAL CORRESPONDENCE

## FAIRCHILD SEMICONDUCTOR

P-105

A DIVISION OF FAIRCHILD CAMERA AND INSTRUMENT CORPORATION

List

DATE March 21, 1963

FROM: Gordon E. Moore ✓

CC:

SUBJECT Custom Integrated Circuitry Group

This is to announce the formation of a Custom Integrated Circuitry Group in the Device Development Section.

The purposes of establishing this group are as follows:

1. To train a nucleus of people for the design and production of custom integrated circuits.
2. To supply sample quantities of custom integrated circuits on an interim basis.

This group will report to Phil Ferguson. John Sentous, on assignment from Mountain View, will be Group Leader. He will have responsibility for:


1. Scheduling and producing custom circuits using R&D fabrication and Mountain View assembly insofar as possible.
2. Arranging for capability in Mountain View to take over this custom circuitry in late 1963.

The technology employed in making these custom circuits will be restricted to that which we are reasonably confident will be ready for transfer to production when the facility is installed. R&D will define the boundaries of this technology.

It is possible that other custom circuits will be made as test vehicles to allow R&D to experiment with the inclusion of new technology. In such cases, these circuits will be the responsibility of regular R&D personnel.

The pilot line capacity to be committed to the custom circuitry group is that necessary to start ~ 150 wafers per week. New masks at a rate of ~ one every two weeks can be accepted by R&D mask making for custom circuitry needs.

Since only circuits upon which one can expect production-worthy yields will be accepted, this should result in adequate samples, both for internal evaluation and for delivery of quantities up to ~ 100 to customers.

  
Gordon E. Moore

GEM:hb

ListR&D:

		M. V:	
J. Blank	H. Perkins	T. Bay	J. Sentous
P. Ferguson	T. Sah	R. Graham	C. Sporck
V. Grinich	I. Solt	R. Noyce	D. Yost
J. Kabell	W. Waring	M. Phelps	
H. Leifer			



INTERNAL CORRESPONDENCE

FAIRCHILD SEMICONDUCTOR

A DIVISION OF FAIRCHILD CAMERA AND INSTRUMENT CORPORATION

To: Jack Kabell  
Phil Ferguson  
FROM: V. H. Grinich

DATE: March 4, 1963

CC:

SUBJECT: Project Review Schedule on Photo Transistors  
Tuesday, March 5 at 3:00 p.m.

Please prepare a written summary on the following material with the schedule given below:

- 1) Chip fabrication with yield information and process permutations.
- 2) Packaging status and proposed variations.
- 3) Hard reliability data.

We would like to have 10 copies of all hard data available for distribution at the meeting. The schedule calls for:

3:00-3:15 p.m. Discussion on Fabrication by Warren Wheeler  
3:15-3:45 p.m. Packaging Discussion by Jack Kabell  
3:45-4:30 p.m. Reliability Data by Jack Kabell

VHGrinich

VHG:ef

HEAT TREATMENT EXPERIMENTS ON THE YP3  
 (500°C, 1 HR, N<sub>2</sub>)

Page 103

originally rated hard at  
 750v.

RUN NO.	REMARKS	NO. TESTED	PERCENT * CHANNELLED	PERCENT WITH V <sub>CEO</sub> < 40V.
26	Ni	6 dice	0	17
30	Ni	7 "	43	28
32	Ni	8 "	0	12
38	Ni; 20% yield	6 "	33	83
38A	No Ni; 11% yield	10 "	20	30
39	Ni	10 "	10	30
50	No Ni; 20% yield	10 "	0	30
50A	No Ni; pyro. after em. diff.	8 "	0	38
49A**	Before Al; one chip.	38	0	} V <sub>CEO</sub> of all units increased slightly and breakdown hardened.
49A**	Closed ring oxide removal around base; before Al; one chip	34	0	
49A**	Closed ring; Al dot on emitter, 27		0	

\*Actually, percent with channel currents  $\geq 100\text{nA}$ .

\*\*These were baked at 530°C instead of 500°C.

Only these units had not seen the 300° for 18 hrs die stabilization

R HAD  
 3/5/63



# CHANNEL POSITIONS IN YP3 FAILED UNITS

METHOD OF DETERMINATION: BLUE LIGHT SPOT PROBING.

(2μ penetration)

|||| - CHANNEL












I. UNMOUNTED DICE BAKED AT 500°C FOR 1 HR IN N<sub>2</sub>. RUN #30



OXIDE-FREE REGION


arbitrary units of phot response.

II. EPOXY-PACKAGED UNITS LIFE-TESTED AT 85°C FOR 9 DAYS (more like 10% HUMIDITY, ~100 ft-c.)



MODEL YP3 EPOXY-PACKAGE LIFE-TEST

DATE BEGUN 2/18/63



K<sub>d</sub> SEMI-LOGARITHMIC  
KEUFFEL & ESHER CO.  
MADE IN U.S.A.  
7 CYCLES X 60 DIVISIONS

TP410  
3/5/63

Ref: P. 103

YP-3 PROJECT REVIEW

Chip Fabrication

Fifteen runs of YP-Series completed through Die Sort.  
Yield data tabulated on separate sheet.  
Runs after #29 have not been completely sorted and are being used for  
experimental purposes.

Chip Problems

- Softs after metal. Changed alloy to 550°C - 4 min. Was 580°.
- Shorts on packaging. Thin oxide - return to two hour oxide of XP-3.
- Al reaction with N+ and Ni region.

Experiments now in progress to determine causes of chip instability  
with temperature.

1. No metal over E.B. junction and oxide cut.
2. Metal vs No Metal.
3. Hot stage work and sectioning by W. Wandry.

DIE SORT YIELD AND P.K.G.

<u>YP-#</u>	<u>% Die Sort</u>	<u>% P.K.G.</u>	<u>Classification</u>
1	Lost at E.Dif.		
2	70%	56%	Soft epoxy
3	Lost at Experimental Silicone varnish		
4	Experimental complete ring - lost at E.D. and package experiments.		
5	Lost at E.D.		
6	52%	76%	57%
7	38%	64%	80% (Start life tests and IBM sampling)
8	Lost at E.D.		
9	Data not available	61%	87%
10	58%	53%	73%
11	52%	70%	89%
12	Lost at E.D.		
13	Lost at E.D.		
14	62%	Did not bond	(Changed to Bcf-3)
15	Did not bond properly		
16	Base overdif.		
17	Channeled		
18	21%	Did not bond	
19	33%	50%	0% High Id
20	Lost?		
21	29%	39%	77%
22	19%	No bondable	Alloy trouble
23	15%	Not bonded	Alloy trouble
24	9%	Not bonded	Alloy trouble
29	51%	28%	96%
25	47%	33.3%	Experimental 550 Alloy P.K.G. - LTV + Glass

PACKAGING - HERMETIC

1. Silver leads. Mold pyroceram with Face Plate-lead bond okay - 560°C - Can't mold pyroceram.
2. Silver leads - Glass sandwich - Preform Block - Okay except (A) too expensive and (B) devices failed in devitrification cycle. *Also IBM Al/Ag leads.*
3. Copper leads - Glass Sandwich - Poor bonding properties and bond strength.
4. ~~ML~~Logic Package - 48 dice from several runs packaged in flat package with standard aluminum lead attach, glazing and devitrification. Result - 2 dice electrically good. Failures randomly distributed between opens, softs, channels, shorts.
5. 48 Bare dice through devitrification cycle.  
Result - 27 no change - 6 soft.  
*15 substantial decrease in  $V_{ceo}$ . (Creepers)*  
*( > 10% )*
6. Now investigating cause of Heat Treat induced changes. (R. Dyck) - and possibility of short time high temperature bonding to Face Plate for composite Package.

PLASTIC PACKAGE

1. Channel Investigation indicates trouble starts at collector contact and spreads across base - (R. Dyck).
2. Teflon Jacket package being investigated.

LIFE TEST DATA

PLASTIC PACKAGES -

Run # 6 - 9 - 10 - 11	100% failed by CB leakage.
# 7	6 out of 20 failed by C.B. leakage.
Total	<sup>74</sup> <del>of</del> 90 units failed by C.B. leakage.
To - 18 Package	23 units on test approximately 2000 hours. Data attached. 2 went open. One showed large increase in Id.
To - 5 and Epoxy	Data attached. 2000 hours. All increased in Id.

LIFE TEST    HEADER MOUNT    YP-3

	<u>3 Dec. I<sub>1</sub></u>	<u>1 March I<sub>1</sub></u>	<u>3 Dec. I<sub>d</sub></u>	<u>1 March I<sub>d</sub></u>
YP-3 -19	{ 1.35 Ma	1.35 Ma	7.0 na	7.3 na
	( 2.40	2.30	.56	68 na
	{ 1.65	1.75	2.2	1.8 na
	( 1.20	1.20	2.0	1.8
	{ 1.20	open	8.1	open
	( .82	.80	.70	1.2
-21	{ 1.10	open	.45	open
	( 1.35	1.30	1.6	2.5
	{ 1.70	1.40	1.9	3.2
	( 1.60	1.55	2.8	4.6
	{ 2.10	1.80	1.6	4.0
	( 1.45	1.35	0.9	0.8
-14	{ .55	.55	6.0	6.0
	( 1.40	1.40	24.5	28.0
	{ .54	.45	16.5	16.5
	( 1.82	1.75	1.3	1.1
	{ .37	.35	2.0	.43
	( 1.25	1.25	6.0	5.8
-18	{ 1.35	1.45	1.0	1.1
	( 1.20	1.38	18.0	17.0
	{ 1.35	1.48	1.9	2.4
	{ 2.10	2.15	2.3	3.0
	{ 2.65	3.60	.52	.8

EPOXY ON HEADER    XP-3

I<sub>1</sub> 12/5

.30 ma  
.28  
.72  
.23  
.35

I<sub>1</sub> 3/1

.30 ma  
.30  
.65  
.22  
.35

I<sub>d</sub> 12/5

100 na  
32  
85  
16  
460

I<sub>d</sub> 3/1

110 na  
43  
140  
22  
610

Room Temp. Set. Epoxy

RECEIVED  
MAR 20 1963  
GORDON E. MOORE

V. H. Grinich

G. E. Moore ✓

March 19, 1963

Custom Integrated Circuit Schedule

J. P. Ferguson

Attached is the schedule of presently planned custom integrated circuit work to be performed at R&D. You will notice that the Radiation and the IBM CML and DTL circuits are not included since the Radiation circuits are being done as information becomes available and the IBM circuits are actually proprietary products.

In general, custom circuits will be handled in the same manner as is proposed for the normal factory operation, i.e., with John Hulme doing the breadboarding and circuit checkout. This will include all circuits for which the necessary components have adequate epitaxial kit counterparts. At present, this will include transistors, diodes, resistors and junction capacitors and, within a month, should be expanded to include MOS capacitors and NPN/PNP combinations. While the custom work is being done at R&D we will consider every technique which has been shown to be feasible as fair game for use.

When a circuit is selected as a test vehicle, as in the case of the high voltage Litton VAX driver, it will remain the responsibility of Ruegg or Farina. All other circuits will be the responsibility of Sentous.

Since we are only able to commit 150 wafers/week into the process it will be desirable to cut off immediately any circuit which encounters problems of such a magnitude as to necessitate brute force as a means of completing the order. Also, repeat requirements will tend to reduce the number of new circuits which may be attempted.

There will be a status review every Friday morning at 8:30 at R&D between Hulme, Sentous, and appropriate R&D people.

JPF:jh  
Encl.

Wheeler: On the die.

We have made a lot of processing changes in an attempt to run high  $\beta$ .

Dyke: Photo-pulling of channel shows the interesting patterns in accompanying sheet.  
Note that the channel does not cross the base Si.

Note on the epoxy-pakaged units that all channels start from the base contact side.

These units were devoiced in channel current ( $\times 10^{-2}$  or  $10^{-3}$ ) by vacuum baking. Even then we got no change in channel extent by photo-pulse.

Units w/ no channels are ok in photo response.

Kapell

Some units have  $\pm$  teflon on our dice under epoxy in old type package.


Proposed directions:

#### A. Package

1. Epoxy over teflon  $\pm$  glass face plate - lacks life test

2. A glass plate metallized with built up Ag balls.

- lack:  
 a) ball build upon glass  
 b) assembly technology  
 c) reading  
 d) life test.



Plan

- a) sealing  
 b) life test  
 c) parts supply  
 d) convincing customer

Another version could use square tube.

80 mil diameter Kovar tube.

**B. The die**

We have a die in the TO-18 package

We have no die for packaging at > 400°C,

Units with no epoxy look ok, even cracked. The same units in epoxy went bad.

**Level of present effort**

Lafly - 20%

Ullman - ~~tests~~ 75%

Wheeler - 25%

Dyke - Consulting on demand

Brown & Suddeth - 5%

Kibell - 30%

Our customer would be disappointed if we don't deliver.

March 22, 1963 — Custom Integrated Circuitry

Chelbs  
Wayne  
Grimil  
LugzFerguson  
Farina  
Flinck

105

## Epitaxial kit parts:

KT-A , a 2x2 emitter Xstor - Runs in process - out ~4/15  
( $\mu$  T-4 , 4 isolated Xstors of different geometry in 2 sizes) ← This is primarily a test vehicle  
XL-7 , a pair of ~~isolated~~ T-1's common collector T-1's

The std. epi technology

March 22, 1963 - Pressure Vessel Review  
Ref p 17

Blank  
 More  
 Finner  
 Tiffy  
 Nibell  
 Nickerson

One PTC has been put together. It has been tested and looks "good" with respect to 170 error band

Problems:  
Ways prep:

Major problems:

1. The gadgets have a Zero offset. This must be balanced out.

Two ways are suggested

a) Mounting of diaphragm on ring under jig to pre-stress to eliminate the unbalance.

b) A diddle technique such as signing a leg out on one leg to try to adjust after assembly to the ring.

2. No one knows which way to turn to enter this market.



a) We need an odd-ball power supply - essentially a current source

Program:

1. Make 25 units as on schedule for life testing, etc.
2. Make some 0-offset units.
3. Have data on the 25 and
4. Sample of 0-offset units by June 1.

#3

This must be  
connected to all  
HPN - or possibly with  
a separate PNP output device.



PACKAGE LEAD CONFIGURATION

PROJECT REVIEW

PROJECT 4140

I. DIAPHRAGM FABRICATION

A. Wafer Preparation

1. Yields
2. Loss

Reason: Breakage, wedging, and size control.

3. Straight service yield	45	%.
4. Supervising process and actual work	72	%.

B. Mechanical Polishing

1. Problems -

Undersize and wedging. Physics polishing overloaded. May help in future.

C. Wafer Area - Crystal Uniformity — uses 110

1. R&D - poor.
2. S. Rd. - small, but more uniform.
3. Knapic - large and uniform.

D. Processing

Major Process Permutations -

1. Phos. Gettering - Yield to new spec. 25% (1457 device total) = 1.77 Dia./wafer
2. No Phos. Gettering - Yield to new spec. 2.5% (745 devices total)
3. Crystal orientation - <111>, <110> - no final data.
4. Mapping - Time required

10 min. full wafer; 20 min., chips.

5. Mounting, Marking - 5 min/wafer.

6. Alignment and cutting - *with a cookie cutter*

10 min/Dia. for 100 psi (1 mil./min).

Yield - 50%

Loss cause - breakage, cutting and cleaning.

Learning curve - operator dependent.

Forecast - 80% - (Bob Brand).

Yield electrical - Problem -

Soft after cutting - no. Al. Note: %. (Run 26, 0%; Run 24, 100%)  
With Al. 100 %.

8. Lead Bond - 4 in 1<sub>out</sub>.

II. PACKAGE FABRICATION

1. Housings - Design frozen.  
50 complete - except plating.  
Estimated cost . . . . . \$ 1.41 (500)
2. Spacers - 50 due 3-19-63 . . . . . \$ .99 "
3. Plugs - Electrical  
50 in house . . . . . \$ 6.00 "
4. Sintered Plugs  
100 in house . . . . . \$ .10 "
5. Silicon Rings - 35 in house  
20 oxidized - pyrolytic . . . . . \$ 5.00 "
6. "O" Rings - Buna N.  
50 in house . . . . . \$ .30 "
7. Solder seal - Induction - Built and  
tested 5 packages - 4 to burst.  
Burst pressure - 5000 psi  
All sustained for 1 min. at 5000 psi.
8. Assembly Techniques
  - a. R.D. seal. H.T. epoxy - 400°F. cure (215°C) Checked on PTB  
and PTA + 1 PTC. PTB gave 100% bond yield.
  - b. Lead welds - Problem solved by new spacer design. No yield data yet.
  - c. Final seal - Induction soldered in 6 secs with 15 mil preform.

III. P.T.B. DATA + P.T.C.

N.P. Data Sheets.

IV. P.T.C. SCHEDULE

INTERPRETATION OF HAMMOCK-SLUNG DATA

PTB-1

Excluding the two extremes (150 and 74 mv), the total spread of zero outputs is 20 mv. This would indicate that by proper mask redesign, one could produce diaphragms with a zero balance of less than 10 mv with 75% yield. But consider -

PTB-28

Once again, eliminating the two extremes, we see a tight distribution (11 mv total spread). However, the average imbalance here differs from the average imbalance of run PTB-1 by 65 mv. An explanation exists: Devices on a single working plate match each other quite well, whereas a comparison of devices between working plates shows lack of reproducibility.

PTC  
PTB-20

Exclude the worst case. Average imbalance is improved over PTB by at least 50 mv. Spread is worse (40 mv). Explanations exist for the worse spread, but will be deferred at present on the grounds of insufficient data.

Note on PTC Header Yield:

Wafers with 25 good devices on them were backside mechanically scribed.

9 devices met electrical specifications on subsequent die sort.

5 devices survived hammock slinging.

PTB LINEARITY

UNIT No.	LINEARITY, OR LACK THEREOF
PTB - 6	-.50%
PTB - 11	-.40%
PTB - 12	-.45%
PTB - 13	-.49%
PTB - 3	-.47%
PTC - 1	-.36

PRESSURE VS. TEMPERATURE (WITH EMPHASIS ON HYSTERESIS)

	UNIT No.	SENSITIVITY BEFORE TEST (mv)	SENS. AFTER 200°F (mv)	SENS. AFTER -20°F (mv)	ZERO BEFORE TEST (mv)	ZERO AFTER 200°F (mv)	ZERO AFTER -20°F (mv)
LOW TEMP. CEMENT	PTA-17-13	271.78 <small>UNIT TOOK 27 mv SHIFT AT 98°C BETWEEN 240 &amp; 320 PSI</small>	286.35		0.03	4.95	
	PTB-3	222.15 (?) <small>9 mv SHIFT BETWEEN 240 &amp; 320 PSI @ 24°C</small>	231.23		-1.12	-2.41	
	PTB-6	256.11	261.46		0.96	1.64	
HIGH TEMP. CEMENT	PTA-22-2	302.72	299.38		-1.11	-2.56	
	PTA-22-3	263.19	263.38		.05	.06	
	PTA-22-4	291.31	SHORT TO CASE		.71		
	PTB-11	290.49	290.63	290.66	.03	.00	-1.75
	PTB-12	245.20	245.82	245.80	.18	-1.09	2.91
	PTB-13	295.35	295.38	295.61	2.43	1.18	1.39

PTB HAMMOCK-SLUNG HEADERS

UNIT No.	V <sub>OUT</sub> @ 10 VOLTS IN (mv)	
PTB-1-A-1	84	
- 2	150	
- 3	90	
- 4	95	AVERAGE = 93 mv
- 5	97	(excluding the two extremes)
- 6	104	
- 7	95	
- 8	74	
PTB-28-4-1	163	
-2	152	
-3	130	AVERAGE = 158 mv
-4	163	(excluding the two extremes)
-5	229	
-6	154	

# PTC HAMMOCK-SLUNG HEADERS

UNIT No.	V <sub>OUT</sub> @ 10 VOLTS IN (mv)	AVERAGE = 42½ mv (excluding single worst case)
PTC-20-2-1	58	
-2-2	20	
-5-1	32	
-5-2	60	
-8-1	280	

# PTA BURST TESTS

UNIT No.	LINEARITY (%)				HYSTERESIS (%)				BURST PRESSURE (psi)
	@ 400 psi	@ 600 psi	@ 800 psi	@ 1000 psi	@ 400 psi	@ 600 psi	@ 800 psi	@ 1000 psi	
PTA-15-3	-.52	-.75	-.92	-1.04	-.02	-.011	-.014	-.05	1250
PTA-15-6	{ -.51 -.50	-.74	-.93	CRACKED @ 1000 PSI	{ -.16 .04	.03	.03	CRACKED @ 1000 PSI	1350
PTA-15-1	-.43	-.65	-.83	-.97	-.04	.004	.013	.02	1425+
			CRACKED @ 1050 PSI						

N Zinker  
3/12/63

FLOW CHART PTC

MAR.

APR.

MAY

JUNE

3 10 17 24 31 7 14 21 28 5 12 19 26 2 9 16

<sup>1</sup>Silicon Wafers

<sup>2</sup>Diaphragm

Annular Ring

<sup>3</sup>Spacer

Sintered Plug

<sup>2</sup>Ball Bonding

Sub-Assembly

<sup>3</sup>Case

<sup>4</sup>Assembly

Testing

Pressure Cycling

Temp. Cycling

Pressure Calibration

Temp. Calibration

Overpressure


Pressure Calibration

Press. & Temp. Calib.

Data Reduction

■■■■ - For 5 units

■■■■■ - To complete  
20 units



To: Meeting Attendees

From: N. Zinker

Subject: NOTES FOR PRESSURE TRANSDUCER PROJECT  
REVIEW MEETING MARCH 19, 1963

---

1. Due to new specification for devices (>30 volts breakdown hard; leakage <20 nano amps at 30 volts) time was lost trying to find devices which meet the specification. This problem appears to be resolved by using phosphorous gettering. Up to six usable diaphragms per wafer have been obtained from the most recent wafers. This phase of the schedule is dependent on our ability to get devices with the desired electrical characteristics.
2. Diaphragm cutting and ball bonding schedules are dependent on scraping the deposited metal leads as a temporary fix. This fix may not be adequate for the following reasons:
  - a. Empirical evidence shows that devices which have good electrical characteristics on the wafer do not meet diode specification after diaphragm cutting. In addition, creepers have been generated; and since there is insufficient knowledge about this phenomenon acceptance or rejection of these devices is uncertain.
  - b. Empirical evidence also shows that dice which were scraped and had good electrical characteristics before ball bonding had degraded after ball bonding.

Suggested corrections:

- a. Cutting diaphragms to the originally required diameter (.210 in) instead of the new diameter (.203 in). This will eliminate the need for lead scraping since the old diameter did not cut through the metallized area, which is the initial cause of the problem. The diaphragm would then be mounted on the annular ring using a locating rig, eliminating the need for a counter-bored annular ring (which increased the cost of the fabrication of the annular ring).
- b. Redesigning the metallizing mask so that the leads are shorter. Hence the leads will not be cut during the diaphragm cutting process. A new set of masks must then be stepped.

March 19, 1963

3. Spacer and case fabrication schedule is dependent on the ability of outside sources to meet the required tolerances. A reason for not meeting the completion date on the original schedule was due to the inability of the lowest bidder (Jet Fittings) to satisfactorily machine the parts. The substitute machine shop (Swiss Precision) was able to fabricate and deliver satisfactory cases. They are now working on the spacers, and it is expected that they will meet the required tolerances. Therefore, they appear to be a suitable source for the fabrication of cases and spacers.
4. Final transducer assembly schedule is dependent on R. Brown's induction soldering unit being available when it is required. All final assembly fixtures have been designed to fit his unit.



10 X 10 TO THE CM.  
KEUFFEL & ESSER CO.

359-14G  
MADE IN U.S.A.

PTC-10A-4-1

36.0

ZERO BALANCE VS TEMPERATURE

3/20/63

DATA SHEET NOS.  
5, 6, 7, AND 8

35.5

35.0

ZERO  
OUTPUT  
(mV)

34.5

34.0

33.5

33.0

70

100

150

200

250

TEMPERATURE ( $^{\circ}$ F)

0.1% OF 250 mV

ZERO SHIFT = 0.0063% /  $^{\circ}$ F


3/21/63 Nolan C. Pearson

3/20/63

DATA SHEET  
NOS. 5, 6, 7, 8

PTC-10A-4-1

LINEARITY vs. TEMPERATURE



3/21/63 Nolan C. Pearson



10 X 10 TO THE CM.  
KEUFFEL & ESSER CO.

359-14G  
MADE IN U. S. A.


PTC-10A-4-1

SENSITIVITY vs. TEMPERATURE

3/20/63

DATA SHEET

① NOS. 5,6,7,8



3/21/63 Roland Pearson

Pickering Monday Meeting - 3/15/63Trotter  
Fawcett  
Faynor  
Gambel

107

NAND

The storage diode for the (NAND) ring does not look reliable.  
Other possibilities are

- a collector diffusing before epitaxy & low C to extend the volume of N-type.
- I don't like this.
- a P<sup>++</sup>-pedevanted substrate for long out-diffusions.
- vapor etch & backfill


Some more circuit work is needed to show that the possibility of compatible devices will do the job. Until done, no marks to be made.

Gates will be out ~~soon~~ in ~ 3 weeks, but the usefulness is dependent upon the possibility of making the R.

The series-gated R-element is in the mill (Porter) - ~ 2 weeks.  
Still considering a C-coupled S element for a DCTL-compatible Binary.  
To be revisited.

CML

We came out ~X2 slower than expected



As made	~11.5 ms
mod. C R's	~8.5
	8.5
Breadboard	~5.5

Most of the

Davis  
Wixson  
Yim  
More

Dypta  
Schroeder  
Monte  
Conant  
Cole

Some report on old data on the quality of the grown junctions:

Hank will see that an evaluation wafer gets run periodically to evaluate the comparative surface defect density on a continuing basis.

(Dick feels that he can buy much better surfaces (on pits) than he can grow).

→ (Get Cole on Tech Report list) - Especially on the epiluted

New Reactor:

Old machine is still running. It has a pit problem.

- 1) We should be concerned w/ pits removal and companion costs.
- 2) What is inertia of system. We don't know.

Cole needs an additional reactor. He will try to order 1.

We can supply Sili for a while.




Fig. I

Section Meeting #13/63

Blone  
Eggers  
Van NessIwanich  
Fols

109

Mask making:

Mask alignment check has been stopped - no problem since Sept 26 and that was on old machine.

Matrix stepping is good to  $< 0.1$  mil.

The multiple ~~exposure~~ geometry one is in.

We are using many more plates than usual.

Projection printing is being tried. — Needs layout of project.

The original memory job was do-able ( $\frac{1}{2}$  mil lines). However they keep changing - now we have a  $20'' \times 10''$  array.

Optical alignment jigs:

TP3 20B1


B&amp;L 21X/0.50

50X Red.

Resolution .02 mil

Reduction

made 3-19-63



(Fols)

110 4/3/63 - Diode Problem

Mainly 2 problems:

1. The silver button shorts
2. Whisker on it.

Diffch	Fronte
Waiving	Brads
Furnish	Geymar
Lemon	Warday
Chin	G. Parker

History:

Done first for ADAM (18 MO ago)


But ADAM using FD-1 is less reliable at high temp. The problem is  
IR. say 1/80 of ADAM 10<sup>-4</sup> for FD-1 - but from a variety of mechanisms.  
Also R of ADAM device is > FD-1.

Now trying to convert FD-1 and FD-7 to it.

On FD-1

C about 2 pf or <1 on regular p. contacts. Stable @ 200°C.

Nest 379



Problems:

1. High C at t=0
2. IR stability N.B. on T vs operating
3. Mechanical problem
4. Recovery of mechanical failure & op. failure for no apparent reason.

These were with Sn-disk whisker

Now we're going to different whisker (Ni 4x20 mil) the mechanical problem look improved.

Diameter of bottom of dot is ~ 6-7 mils by being smaller than 6

at 200°C is stable

→ at 300°C it shorts - this is on n-type Ge-Au solder

Action Items: FD-1

1. JPF will try the new assembly technique <sup>has to bring wafers first</sup>  
<sup>after melts</sup>
2. Duffek will try to plate <sup>two</sup> other materials to see where  
we sit. Ni (because of doc) and one other. Wafers to  
be supplied after melts flash.
3. Ray Brown will bring down some of these units with unusually  
high capacitance.  
W.L. will evaluate electrically &/or analytically for mechanisms.  
try heat - ground.
4. Postulate ~~that dirty~~ environment imply is room for IR diff. Check  
at Xstor can.

For the Ag ball we want a <sup>worsal</sup> contact.

Have tried  
Pd - Ru  
Pd - Au  
Ni

Problems are

112 Layout of Project Layout - Projection printing

Folk Moore  
Blosse  
Engwall

We should layout a "blue" job

for forming, examine & adjust feasibility test

After this, can continue -

TABLE I

Resistance change during alloying (2 min N<sub>21</sub> 580°C)  
for different substrate temperatures

Run RNC#	Date Evap- orated	Date Alloyed	Substrate Temp. (°C)	10-90 Percentile Spread %		R(after) - R(before) (%)			TRC ρpm/oC
				Before All.	After All.	Mean	10 Perc.	90 Perc.	
42	1/25	2/7/63	400°	7.9	7.6	-3.1	-2.3	-3.9	60-140
43	1/29	2/7	600°	24.0	27.0	+38.5	+31.0	+59.8	20-180
45	1/30	2/7	500°	18.3	19.5	+42.0	+35.8	+49.2	30-290
46	1/31	2/8	410°	4.82	4.1	+0.57	-0.75	+2.0	80-120
47	2/1	2/8	310°	6.15	4.47	-4.1	-3.5	-5.2	100-150
48	2/5	2/15	300°	5.77	8.86	+2.7	+2.0	+5.2	40-100
50	2/7	2/15	350°	2.95	3.52	-0.7	-0.25	+0.5	90-130
51	2/11	2/15	350°	2.90	3.20	+6.1	+5.7	+6.5	50-90
52	2/12	2/15	300°	4.33	9.38	+6.1	+3.2	+11.2	60-200
53-A	2/13	2/15	400°	4.54	3.98	+7.6	+7.1	+8.0	50-90
53-B	2/13	2/15	400°	3.94	3.07	+2.4	+1.8	+3.4	10-100
54	2/13	2/18	340°	5.32	5.03	+21.7	+20.2	+22.8	90-190
56	2/14	2/18	340°	3.34	3.19	+4.7	+4.3	+5.1	90-150
57	2/14	2/19	360°	4.31	4.04	+4.2	+3.8	+4.6	80-160
58	2/15	2/19	320°	6.35	5.50	+6.8	+6.2	+7.6	40-80
59	2/15	2/19	380°	4.47	4.02	+6.9	+6.1	+7.5	50-310
60	2/18	2/20	340°	4.89	5.07	+12.5	+11.7	+13.3	80-120
61	2/18	2/26	380°	6.58	5.67	+11.2	+10.3	+12.4	40-140
62	2/18	2/26	340°	3.24	3.23	+17.5	+16.7	+18.3	30-110

4/4/63

P.I. 4/4/63

P. 113  
4/4/63

## Nichrome

### Evapn. Conditions vs. Change during Alloy

#### Vacuum

##### Evapn E

T(°C)	ΔR (%)
25°	-1.3 +35
25°	+5.1 +10
100°	+18 +30
150°	+20 +27
200°	-2.7 -20
200°(300°)	-7.8 -25
480°	-4.5 -16
600°	~10X

##### Sublim. S

T °C	ΔR (%)
380° V	-4.0 -20
390-380 V	+19.8 +20.7
380-340	+6.7 -8.8
380-320	+8.9 +17
390-360	-7.1 +7.1

#### Oxygen

	P <sub>O<sub>2</sub></sub> (Torr)	T (°C)	ΔR (%)	P <sub>CO</sub> (Torr)	T(°C)	ΔR (%)
E	2·10 <sup>-5</sup>	50°	-24 +7.0	E	2·10 <sup>-5</sup>	-28 -46.
	2·10 <sup>-5</sup>	80°	0 +12.0		1·10 <sup>-4</sup>	50 -16. -38.
	5·10 <sup>-5</sup>	50°	-46. -59.		2·10 <sup>-5</sup>	130 -35. -50.
	1·10 <sup>-4</sup>	60°	-70. -75.		1·10 <sup>-4</sup>	50. +20 +21
	5·10 <sup>-5</sup>	210	-74. -75.			

#### Carbon Monoxide

S	2·10 <sup>-5</sup>	300-260	-18	-23
	2·10 <sup>-5</sup>	200	-46	-52
	1·10 <sup>-4</sup>	300-225	-33	-49

rkw  
4 April 63

Nichrome - 4/4/63

Wait  
Campbell  
Rugg  
Soh

113

Ref. p. 78, 79

Rugg's reproducibility data showed general pretty good results in alloy, but it correlates with nothing except date of evaporation.

In Varian system we did two runs, ①

$\Delta R_{\min}(n)$	$\Delta R_{\max}(n)$
-4.0	-20
+19.8	+20.7

As far as we know, these were done identically.

The experiment to correlate R with geometry was inconclusive. One wafer correlated and one didn't.

A wafer that is "wild" before is likely to vary greatly after during alloying.

In reviewing the present we do not know what the problem relates to. A strong dependence on vacuum purity is indicated. At this time an end run is required.

Shots in the dark:

$\frac{1}{2} \text{ sec}$  ~ 50 r/p - Bob Wait thinks it is better.

{ Sputtered film of NiCr

$\frac{1}{2} \text{ sec}$  Ta sputtered film

~~Henry Rugg will try a double Al to eliminate the need for alloy cycle for NiCr.~~

Wait

114 Meeting on cbt modules - blastoff 4/8/63 Mess Spark  
Kabell Jim  
Russell More

	Mkt input	Date inst. Env supply	R&D	Handoff	?
1. Gen Pow. Amp., epoxy sub	*	5/27			
2. S.S. Clip Amp, card & can	*	6/10			
3. Photo Clip Slab off amp	(+)	7/8			
4. High Gain Diff amp	*			{	)
5. AC Diff amp	*			{	;
6. Current Source		6/3			
7. Voltage ref	*	7/22			
8. Voltage Comp	*	7/8			
9. STD cell replacement	*			{	)
10. Log amp	*			{	)
11. FET op amp	*			{	)
12. V to I converter		6/17		{	) - limited mkt.
13. Wide band d.c. amp (a big job)	*	7/1	- this is a bit one, but is optimistic		
14. Low frequency sweep gen.					
15. Sat decade amp.					
16. F switch Gen.					
17. DVM					
18. (Solder power supply)					

Our program: Make 10 ea in R&D. Follow as necessary.

On the DVM the problem

1. Is there a capacitor problem? — Kabell - Russell

- We will turn out a weekly status rep every Friday.
- action
1. Phy sell sheet
  2. Objective spec on block
  3. Resolve C problem on DVM
  4. Send plan to Tech art.
- The 1<sup>st</sup> week it will be a test schedule.



## INTERNAL CORRESPONDENCE

## FAIRCHILD SEMICONDUCTOR

A DIVISION OF FAIRCHILD CAMERA AND INSTRUMENT CORPORATION

TO: Distribution DATE: April 8, 1963  
FROM: V. H. Grinich CC:  
SUBJECT: Instrumentation Circuit Modules  
Minutes of Meeting held April 8, 1963

The following is a list of the items discussed with a description of the package in which they will be available, and a date indicating a time by which sales personnel will receive samples for distribution to customers:

No.	Product	Date Sales Samples Available
1*	General Purpose Amplifier (replace PP65), Epoxy Pack.	5/27
2*	Solid State Chopper Operational Amplifier (redesign to eliminate FET), Card & Can	6/10
3	Photo-chop. STAB Operational Amplifier	7/18
4*	High Gain Differential Amplifier (need greater output) Epoxy Pack.	
5*	AC Differential Amplifier, Epoxy Pack	
6	Current Source	6/3
7*	Voltage Ref.	7/22
8*	Voltage Comp.	7/8
9*	Standard Cell Repl.	
10*	Log Amplifier	
11*	FET Operational Amplifier	
12	V to I Conv.	6/17
13*	Wide Band DC Amplifier	7/7
14	Low Frequency Sweep Generator	
15	Lab Decade Amplifier	
16	Functional Generator	
17	Digital Voltmeter	
18	Power Supply ISO	

The following action items were discussed. The name in parentheses after the item indicates the person responsible for providing information. The date after the person's name indicates the time at which a memo giving the results of the action item should be sent to the same distribution as these minutes are sent:

- 1) Instrumentation Marketing to provide input regarding desirable package arrangements, including colors, marking, etc. (G. Ness & R. Randolph) 4/15/63
- 2) R&D will present Instrumentation Marketing with a preliminary objective

April 8, 1963

page 2

---

spec on Items 4, 10, 11, 12 and 18. The specs on Items 4, 12 and 18 will be issued by April 15 and those on 10 and 11 will be issued on April 22. Item 9 will be issued August 15 (this awaits our precision potentiometer arrival and use). (J. Kabell) 4/15, 4/22 and 8/15.

- 3) Instrumentation Marketing will send copies of all objective specs and data sheets to R&D prior to final printing so that R&D will have an opportunity to modify if necessary. (G. Ness and R. Randolph)
- 4) E. Russell and J. Kabell are to resolve the capacitor temperature coefficient problem by finding a person who will look over all the existing data and do the necessary experiments to resolve the questions on the present ramp capacitor. (E. Russell and J. Kabell) Report due 4/22
- 5) E. Russell will assign Doug Johnson to work on the debugging of the two other DVM chassis under R&D supervision. This assignment to take place as soon as possible. (E. Russell)
- 6) R&D will issue objective specs on 14, 15 and 16. (J. Kabell) 4/29
- 7) Weekly status reports will be issued by Instrumentation and R&D concerning modules that are in pilot production. These status reports should be written and issued on Friday and should be one 8-1/2" x 11" sheet of paper. Items for reporting are assigned as follows, with the exception of Item 5. This item was left in "no man's land" since no schedule or objective spec has been proposed. At the next meeting it will be a point of business to resolve this question of Item 5.

(M. Norby, Instrumentation) -----Items 1, 2, 3, 6, 7, 8 and 13

(H. Borden, R&D) -----Items 4, 9, 10, 11 and 12.


The next meeting will be held at 8:00 a.m., Monday, April 29, in my office.

V.A. Grinich

VHG:ef

Distribution:

T. Bay  
V. Grinich  
J. Kabell  
G. Moore ✓  
G. Ness  
R. Randolph  
E. Russell  
C. Sporck



All solid state (no mech. chopper, no tubes)

All silicon

No chopper drive required

## SOLID STATE OPERATIONAL AMPLIFIER

### GAIN:

#### Open Loop

D.C.  $2 \times 10^6$  (Min.)

Gain-Bandwidth-Product 2MC (Min.)

#### Closed Loop (Unity Gain)

$R_{in} = R_F = 10K$  -3DB at 1.5MC

### INPUT:

#### Temperature Drift

-20°C to +80°C, less than  $10\mu V/^\circ C$

#### Voltage Offset Less than $200\mu V$

Can be adjusted to zero with external pot.

#### Current Offset Less than $200pA$

Can be adjusted to zero with external pot.

#### Input Impedance

D.C. 1 Megohm

Above 1 CPS 600K

### NOISE:

Less than  $100\mu V$  RMS, (referred to summing junction, bandwidth 0 to 1KC.  $R_F = R_{in} = 100K$ )

### OUTPUT:

#### Output Current 2mA at $\pm 24V$

7mA at  $\pm 10V$

10mA at 0V

#### Output Impedance Less than $30\Omega$ (Open Loop)


POWER REQUIREMENT: +30V 30mA 1% regulation  
-30V 30mA 1% regulation

Diode packaging meeting 4/8/63

Saddick  
Brown  
Ferguson  
Smit **115**  
Mone


Free thinking:

Very conductive glass



Making the 10μ thick insulating layer looks like the best way to go.


Another way, make a pyramidal  
cond. glass




Then take




Probably the easiest to try is to use the pyramidal conductivity glass




add pyrolytic




etchable



Add conducting glass



assemble in a ceramic lead



10

1713 - They need

- ~~Q1~~  
still appear to be a ground trip  
Q<sub>1</sub> What happens under other life test conditions e.g. Autonetic Matrix.  
Q<sub>2</sub> What range of Ca treatment is needed

We (R&D) feels that from what we now know it is ~~important~~ important to continue to keep to low voltage products. Suggest a "joint effort" with Bittman to check out

7500 - Our epitaxial bar problem of Thedmon, Pt. 2nd dr. get spread of 10 μ at 120 deg.

In order to be a ~~problem~~ product we must clean up the channels & material.

Time like a min of 4-6 mo

SCR-2 - Unit looks good, final drill underway. Needs off life test for new backside

Problem: Requires much special processing.

2 MO MIN to life test  
and 3-6 MO to put into prod.

April 10, 1963

WADC REPORT ~~DRAFT~~

0.33 mil spacing

Description of Approach and Progress During the Reporting Period:

During the reporting period two runs of UIV geometry FET's were finished successfully! The first UIV devices obtained had the following typical d-c characteristics:  $I_{SD0} \approx .5 - 1.5$  ma,  $V_p \approx 1.5 - 2.5$  volts,  $gm \approx 1,000 - 2,000 \mu\text{mhos}$ , and  $BV \approx 8.5$  volts.

No P Currently the Y-parameters are being measured, and some initial results will be given in the third quarterly engineering report.

No P The d-c characteristics meet every expectation for the UIV geometry devices save break-down voltage and are in line with theoretical predictions. The 8.5 volt break-down of the first UIV's is due to a higher-than-desired top gate impurity concentration. This concentration has been reduced considerably, and recent UIV FET'S have break-down voltages ranging from 25 to 50 volts, other characteristics remaining about the same.

Using the identical starting material and diffusion schedule, but substituting the UIII mask set, one can expect about a two fold increase in  $gm$  and  $I_{SD0}$ ; whereas  $V_p$  and  $BV$  will remain unchanged. Three UIII geometry FET device runs have been started which are being diffused the same way as the successful UIV's.

Mr. Bill Edwards, contracting officer, made a visit to the R & D laboratory of Fairchild Semiconductor on March 15, 1963. The integrated cascode was discussed with him as a very promising solution to the contract objectives. The cascode approach to a high input impedance FET device is quite independent from the approach now being pursued. Several low noise UI geometry FET's were sent to Mr. Edwards for his possible evaluation of the cascode idea.

Page 2


WADC Report

Anticipated Work for April 1963:


In the next reporting period UIII runs now being processed should be completed, and at the same time additional runs will be started. In the a-c evaluation area Y-parameter and voltage gain measurements will be made on UIV devices.

Cumulative Percent Completion Toward Contract Objectives


(65% - Don't forget accumulated hours).




EQUIVALENT CIRCUIT




WAYNE KERR BRIDGE  
SIMPLIFIED CIRCUIT DIAGRAM




$-Y_{12s}$




$Y_{11s}$



$Y_{22s}$



$-Y_{21G}$




$-Y_{21s}$


### "Y" PARAMETER JIGS


MEASURED AT

$V_{GS} = 0$  VOLTS


$V_{DS} = 6$  VOLTS









KEL LOGARITHMIC  
KEUFFEL & ESSER CO. MADE IN U.S.A.  
3 X 3 CYCLES




LOGARITHMIC  
KEUFFEL & LESER CO. MADE IN U.S.A.  
359-110G









PROBABILITY SCALE 359-23  
X 90 DIVISIONS  
KEUFFEL & ESSER CO.








K+E  
PROBABILITY SCALE  
X 3 CYCLE LOG.  
KEUFFEL & ESSER CO.

359-2226

$I_{GSp} (\mu\text{A}) \propto V_{GSp} : -10 \text{ Volts}$



P. 117  
4/10/63  
JW

April 10, 1963

FET Status

An outdiffused run with structures as shown in figs. 1, 2 and 3 has recently failed. It was desired to have no metal touching oxide but, due to the dimensions of the FET, the bonds not only touched the oxide but, in most cases, also crossed the junction. More units are presently being bonded with 0.4 mil wire in an attempt to isolate the metal contacts. One other outdiffused run and one epitaxial run are in the latter stages of processing and will be out by 15 April 1963.

Two runs of outdiffused circular geometry have been tested. One had no failures at 1000 hours and the other had two failures at 170 hours, but the alignment was poor on this run. We will start immediately five more runs of this geometry to obtain more extensive data.

Opaque prints of our 1-12 mil circle masks will be available this afternoon. These will be used to check out the structures shown in figs. 1 thru 5 and will be of sufficient size to allow containment of bond areas by the metallization.

In addition, new sets of masks are being designed, really a modification of other circular designs, to incorporate separate gate contacts, cut oxide over N-channel, N+ wider than metallization. The option will also be provided for oxide removal over all gate area, a la Amelco. Of necessity, this device will be much larger than the U-I.

The P channel units are surviving on life test, but the initial run had 0 hour nanoamp leakages and equivalent noise resistances of 5-6 M $\Omega$ . The leakages have decreased by a factor of 5-10 by 81 hours.




fig. 1




fig. 2




fig. 3




fig. 4




fig. 5

# Field Effect Meeting 4/10/63

Grimm  
Sch  
Ragle  
Feyen  
Morr

Hilbrer  
Hedell  
Bittner  
Sastila  
Betzler

117

Testing:

63 circular devices from 4 runs total.

Out of this bunch 8 "failed" at various times. A failure in diodes I<sub>500</sub> going to ~ impact 3v  
~~300~~ 22½ v, 200°C

All other tests are at 30v, 150°C.

It appears to me that in order for this to fly it is necessary that we establish that almost adequate reliability exist.

'Almost adequate' reliability

$\triangleq < 170/1000$  hrs under any conditions within rating.

Program:

1. Density effect check out to see any difference - testing or geometry.
2. Map p-channel and collect data.
3. After data on diodes (<sup>end of project</sup> 2 weeks), then new masks.

1118

4/16/63

Discussion c RHN on Signal Corp proposal for  
10 Mc logic cells.

RHN  
JPF

Required: Delivery of 25 ea of ~5 cells in 6 mo  
.. additional units at end of year.

- a) A std gate - ~5-input NOR
- b) gate expander
- c) Flip-flop - a "X" element is all extra garbage
- d) delay element - a 1-slot is an extend capacitor
- e) power gate - (gate is emitter follower) fan out of 30; hyst<sup>ic</sup> is clock delay)

These are for all Signal Corp Field Data equipment. They will also be the high speed set for SOSO's present customers.

Questions to answer:

1. Can we take on this job? Yes - JPF
2. If we can, is it worth taking on? Yes <sup>JPF</sup>
3. Shall we take it on? Yes - NE.

JPF says this looks good on the basis that we can use it to try DTL, our present idea of high speed, and then ~~recovery~~ recover on the DCTL, which is adequate, if necessary.

Potential is 50,000,000 units.

We will do off all the contract units.

4/17/63 - PNP & power product planning meeting

119

Richard Cole  
Foster Hinck  
Oadell More  
Bog Valentine  
Kundsen Schatz

6206 - Internal spec's out

Data sheet posted by 4/30. Give a power or voltage  
at two points

38v @ 1000 ma at room temp for test.

+temp

93% yield of units ok otherwise

M. O. <sup>and others</sup> set leakage spec at 100 ma @ 60 Hz.

Aim at 1500 units thru lead well/who

668 Made to date on (PP) breaker

4 - on other leads TC

The V<sub>CE(SAT)</sub> is left with slope in case we go to an emitter resistance  
structure.

Oadell is trying masks with emitter sentences included. Will know  
by next meeting.

Will have 2000 in store in 3 weeks in variety  
need 2000 for distribution.

R&D  
no work

There is a need for a switching power device. We ~~probably~~ should look at it.  
This is a device to switch power without dissipating it.

Oadell wants to isolate collector. As yet we have no method of doing  
this job. Foster is looking at this from the point of view of using  
metallized ~~for~~ below.

R&D → R&D should look at some of the new materials for this, say pyrolytic BN.  
They will take cut thru on BeO.

We are better than all competition across the board.

7006 - M.O. has started 2 - none <sup>about</sup> a - none out. Exactly like 6206  
except for mask.

UH & BK think that the extra power will be trivial, so it is not really  
worth doing.

M.V. thinks we would be better off than the limited competition.  
It would be  $\sim 7\frac{1}{2}$  amperes and  $\sim 30$  watts.

Schedule 6 runs with new mask using built-in emitter resistor will  
be out in 30 days.

8000 - JPF thinks we should only work on either this or the big SCR, but not both.

SCR-3 3amp, 400v

We are ok on all but VSAT. Frank is firing up to make runs down here.

R&D will run in parallel until M&V is running.

SCR - IBM

(We have) shipped 800 R&D units? Nobody knows.  
Because we were late, we mixed out on 500,000 units.  
Marketing will

SCR-1 ~200v, 1amp - maybe after SCR-3

7506 - Ours got channels on life. No product until we solve high<sup>\*\*\*</sup> voltage problem.

1713 - In production, aim at 10,000 lead wells per week at April 30.  
Boggs for 20v.  
- Announce end of May ~~at the~~ 2000s

1702 - This is faster than the 6 devices above 10ma, the important region. It is a 3-stripe.

As M.V. often can do and as marketing wants, we consider

0005 - Two runs which aborted on life. i.e. 03511 & 04511 done again.  
We have made 6 runs of 3511's that looked ok.

for current device.

4/18/63 - Meeting c. ~~Shots~~

mcts (p. 105)

Litter cts:

P Drivers: Marsh <sup>"about"</sup> ~~going~~ in "n" in". This was delayed  
a few weeks by spec. negotiation.

~~Present~~Graham  
Ferguson  
Grumit  
Moss

121

Pregrps. — Kene & Bennett doing work to define what chart will do  
their function. When we agree on a chart, this can be re-schedule.

Our Model-Operendi will be straightened out.

122 Meeting on Contract Proposal: 4/22/63  
SDSD (See p. 118)

<sup>SDSD</sup>  
Rudis  
Andrea  
Bogart

Novak  
Zitter  
Farnie  
Ferguson  
French  
Mone

They want a prop. delay thru 7 stage <sup>ring counter (Deaded)</sup> ~~SDS~~

	6MO	12MO
"FLIP FLOP" (abut on N)	25	250
GATE	25	250
POWER GATE	25	25
GATE EXPANDER	25	75
Delay element	25	25

What have we headboarded?


1. The gate (in epi hit path) - get ~ 12 ms @ 10 mW.  
~~It can't go faster at <sup>much</sup> lower power.~~
2. The flip flop (headboarded except no storage diode & isolation). Spec  
locked margin at regular power. Needs higher power to load diode.

Heinil  
Ferguson  
Sah  
Wardas  
B. Parker

single unit:

No basic problems except those of flat wafers  
for fine tolerances.

oxidate and re-grow



On some of our devices we have evidently had problems etching all the oxide in the ~~old~~ black square before re-growing. This has been the a limitation on the number of devices to come out.

For headboarding series gates we should bring out 4 leads.

There seems to be no problem controlling the 1000 Å oxide, a value that was chosen "because it is a nice round number".

Ox can be 4 mil in size or @ 920°.

Potted grid on wafer in "a hell of a lot better" than Xptos - like 90%  
12 cm wafer should have 2.9V threshold @ 1000 Å oxide. They do not, however,  
track the resistivity ~~as~~ correctly.

- In progress:
- a) Slanted corners
  - b) Variety of oxide thickness


As soon as

As soon as we get some of these experiments thru, we will be ready for reproducibility runs.

Reliability data

-302-

{ 22K



Other polarity complementary device, individual structure.

We still cannot make zero conductance at 0 VGS.  
To date our best ~~gold~~ bar has been a rochi spike.

(Note - We could use a guy here to learn to make.)

CTS will try to get a guy near here to switch over.

- Complementary structures in one wafer

(Nothing now being done)

- Memory array

126 April 24, 1963 - Epitaxial defects


Bangs  
Gandy

Tucker

Defects:

1. Pyramids

2. Macroscopic pit defects (craters) - most annoying now



3. Mesa

4. Stacking fault (only need a light etch)

5. Extreme surface roughness

Mapping to follow.

They have been consistent in tracking Macroscopic Pit Defects

Cause identified occurred.

1. Surface contamination

2. Surface condition

3. Points in wafers that do not etch or polish like the rest

4. Stained crystal

5. Condition of run.

a) Contaminated reactants

b) vapor etching

c) growth condition

6. Variables in the reactor.

a) flow or turbulence

b) thermal gradients.

Crater

crater

Crater defect is a tightly adherent, flat, black spot. It can be removed with tweezers.

Such a particle is also shown as a bad spot in the grid.

These are, however, evidently air-born contamination. Range up to 5μ in size.

Mesa: Irregularity in substrate making "sand dunes".

Roughness: 1. Bad H<sub>2</sub>

2.

PLM-4/18/63

FAIRCHILD SEMICONDUCTOR  
RESEARCH & DEVELOPMENT LABORATORY

RECEIVED  
APR - 9 1963  
GORDON E. MOORE


TO: List DATE: April 18, 1963  
FROM: C. T. Sah CC: → G. E. Moore  
SUBJECT: Agenda for Project Review Meeting  
Wednesday, April 24, 1963 - 10:00 A.M.  
Imperfections in Epitaxial Films  
Project 120 and 128

---

The purpose of the meeting is to review the experiments and results that have been obtained recently on the origins and elimination of imperfections in silicon epitaxial films, the effect of substrate surface preparation on the film perfection and the characteristics, properties, and origin of stacking faults in these films.

AGENDA: 10:00 A general and brief outline of the results obtained.  
(Tucker)  
10:30 Stacking faults.  
(Tucker)  
11:00 Effect of substrate surface preparation.  
(Barry)  
11:30 Experiments and results of elimination of defects.  
(Davis, Barry & Yim) 6

Please have all data summarized and important data and photographs reproduced each for 10 copies for efficient presentation.

  
C. T. Sah  
Solid State Physics Section

CTS:jt

List: (Participants)

R. Tucker ✓ H. Wigton ✓  
D. Barry ✓ E. Yim ✓  
A. Davis ✓ *Tegm*  
C. Bittmann ✓ *More*  
P. Flint ✓  
J. Gordon ✓  
J. Lawrence ✓  
A. Grove ✓  
A. Roder ✓  
W. Shepherd ✓

105

103

SILK  $\text{CaO}_2$ ,  $\text{ZnO}_2$ ,  $\text{FeO}$

101

SILK C. O.

104

102

100

COMPANY PRIVATE

FAIRCHILD SEMICONDUCTOR  
RESEARCH & DEVELOPMENT LABORATORY

PROJECT 128 - STATUS REPORT

D. BARRY  
4-23-63

---

SUBJECT: PREPARATION OF PERFECT SUBSTRATE

The preparation of a perfect substrate in this project is interpreted as the preparation of flat silicon wafers free of scratches and pits.

Several methods are available to prepare substrate material; chemical etching, mechanical polishing, mechanical-chemical polishing, and anodic polishing. The only method to obtain flat surfaces, however, is the mechanical polish procedure. Therefore, this report will be limited to experiments in mechanically polishing silicon.

The procedure for mechanically polishing silicon consists of 1 1/2 hour polish on Buehler silk with cerium oxide on the Lapmaster followed by a 1/2 hour polish on Buehler microcloth with zirconium oxide on the AO bowl polisher. Before polishing, the wafers are mounted on a steel block, lapped flat at least 90  $\mu$  of material removed to get below saw damage.

Several experiments were performed to improve the mechanically polished surface.

1. Use of 1/4 micron diamond on Buehler microcloth with kerosene lubricant on AO polisher.
2. Cerium oxide on silk on the Lapmaster for 1 1/2 hour.
3. Cerium oxide on silk for 1 1/2 hour followed by 1/4 hour on microcloth with lustrox (a zirconium oxide precipitated solution).

COMPANY PRIVATE

PROJECT 128 - STATUS REPORT  
D. Barry

-2-

4. Cerium oxide on pellon cloth on Highland Park for two hours.
5. Cerium oxide on pellon cloth on Highland Park for 1 1/2 hour followed by 1/2 hour on microcloth with cerium oxide on Highland Park.
6. Shamvra (MgO) on microcloth on AO polisher followed by 1 1/2 hour on silk with cerium oxide on Lapmaster.
7. Zirox (zirconium oxide) on microcloth on AO polisher 1/2 hour followed by 1 1/2 hour on silk with cerium oxide on Lapmaster.

The results obtained in all cases is strongly dependent on the lapped surface obtained before mechanical polish is initiated, chipped edges and non-flat lapped surfaces lead to scratches or uneven polishing. The procedure using zirconium oxide on microcloth on the bowl polisher tends to round out the edges of the lapped wafer. Then, a final polish on silk on the Lapmaster with cerium oxide produces a polished surface practically free of scratches and other surface blemishes. This procedure seems to give the best results to date.

COMPANY PRIVATE

PROJECT 128 - SILICON EPITAXIAL FILM

E. Yim

I. To eliminate defects which are associated with dirts and other foreign particles on substrate surface, drying and loading are carried out in the positive pressure hood with clean air.

II. To eliminate pyramids, the following HCl vapor etching steps are used:

Step 1: 20 minute zero point HCl vapor etch @ 1175-1180°C optical,


Step 2: 5 minute slow growth with HCl vapor;

Step 3: fast growth to obtain desired film thickness.


In the following table, partial pressures and meter settings for the growth cycle are presented:

				TABLE			
	P <sub>H<sub>2</sub></sub>	P <sub>HCl</sub>	P <sub>SiHCl<sub>3</sub></sub>	2 SCFM H <sub>2</sub> meter reading	0.15 SCFM H <sub>2</sub> meter reading	ml SiHCl <sub>3</sub> per min.	μ Si deposited
Step 1	0.924	0.0116	0.00195 "	100	55	0.5	0
Step 2	0.991	0.008	0.00196	100	45	0.5	+ 0.16
Step 3	0.995	0	0.0047	100	0	1.2	1.0

Photographs, substrates, epitaxial films and electrical results are presented.



2 c) Substrate oxidized (steam,  $1200^{\circ}\text{C}$ , 2 hrs) and stripped prior to epitaxy.



2 d) Substrate oxidized (pyrolytic) and stripped prior to epitaxy.

# Stacking Fault Study

Line 1-517

definition

1st row nearest edge

28 { 2 soft (2 SF)

{ 1 DB (✓)

{ 1 short (1 SF)

24 good

2nd row

{ 2 soft (1 D, 1 good)

28

{ 1 DB ✓

{ 1 short ✓

24 good

3rd row

28 { 2 DB (2 SF)

{ 26 good (25 ✓, 1 SF)

94 - ✓	196 - ✓	950 ✓	Wafer C
92 - ✓	92 - ✓	90 - ✓	
90 - ✓	90 S ✓	855 F	
90 - ✓	89 - ✓	89 - ✓	
90 - ✓	89 - ✓	89 - ✓	
90 - ✓	88 - ✓	89 - ✓	
90 - ✓	89 - ✓	89 - ✓	
90 - ✓	90 - ✓	89 - ✓	
90 - ✓	90 - ✓	90 - ✓	
90 - ✓	90 - ✓	DB - ✓	
90 - F	DB - ✓	90 - ✓	
90 - ✓	90 - ✓	90 - ✓	
90 - ✓	91 - ✓	90 - ✓	
90 - ✓	90 - ✓	90 - ✓	
90 - ✓	90 - ✓	90 - ✓	
90 - ✓	90 - ✓	90 - ✓	
90 - ✓	90 - ✓	90 - ✓	
91 - ✓	90 - ✓	90 - ✓	
92 - ✓	91 - ✓	90 - ✓	
92 - ✓	91 - ✓	91 - ✓	
91 - ✓	91 - ✓	92 - ✓	
90 - ✓	92 - ✓	92 - ✓	
92 - ✓	92 - ✓	91 - ✓	
DB - F	92 - ✓	92 - ✓	
92 - ✓	93 - ✓	93 - ✓	
93 - ✓	93 - ✓	92 - ✓	
93 - ✓	93 - ✓	92 - ✓	
94 - ✓	94 - ✓	90 - ✓	
95 - ✓	95 SD	96 SF	
DB - F	Short - ✓	Short - CF	

O

O

O

stacking faults (6) → 2 = soft

1 = short

2 = down break down

1 = good.

defective junctions (10) → 5 = stacking fault

1 = other defect.

4 = no apparent defect.

Run 4-394

Chem polish wafers.

Stacking faults (10) → 6 : double breakdown  
2 : soft  
2 : good.

Defective junctions (34) → 8 : stacking faults.  
6 : other defects  
20 : no apparent damage.

Mech. Polished wafers:

Stacking faults - (22) → 16 : double breakdown  
2 : soft  
4 : good


Defective junctions - (41) → ~~18 - soft~~  
18 : stacking faults  
4 : other defects  
19 : no apparent defects.

Totals.


Stacking faults : (38) → 24 double breakdown.  
6 soft.  
1 short  
7 good

Defective junctions (85) → 38 stacking faults  
11 other defects  
36 no apparent defects.





5a) Control - steam oxidized  
and stripped prior to  
epitaxy.




5b) Strained wafer,  
steam oxidized prior  
to epitaxy




5c. Control - argon atm.  
15 min @ 1200°



5d). strained wafer, argon  
atm. 15 min @ 1200°




2 a. Control wafer (mechanically polished substrate).



2 b). Substrate heated for 20 minutes in argon at  $920^{\circ}\text{C}$  prior to epitaxy.

# Stacking Faults



1 a). Control wafer: mechanically polished substrate, zero etch 20 min, slow dep. 5 min, fast dep. 18 min  $\rightarrow \sim 25 \mu$ .




1 b). Substrate etched in dilute CP6 (HAc dilutant) to remove  $\sim 5 \mu$  prior to epitaxy.



L7C

3 a) Control: mechanically polished substrate.



MC  
L

3 b), substrate etched to remove ~ 1  $\mu\text{m}$  prior to epitaxy.



3 C) Substrate etched to remove  $\sim 20 \mu$  prior to epitaxy.



7  
Smeared

4. Stacking faults grown over a smeared region on substrate,

April 24, Crdifeat, cont

127

Tucker, cont

Doing defect analysis on 1000 wafers from one good run (42% die yield)

39% (this is probably all the 90's there were)

34 Craters

11 Slanted metal

10 Mesa and other overgrowth (Very possibly statistical)


3 Stacking faults

42 No known epitaxial defects

Sometimes the O-etch removes defects like scratches (but not always)

Tucker says blinks these are inclusions in the substrate.

For a wafer in the wafer like so



region of spin I smoothness and  
region most likely to get 90. It  
is also often thinner.

We have a raster that has two positions that make this in  
a particular pattern !!

Stacking Faults:

Mechanical polishing, especially not self-polish, has lots.

A light chemical etch helps (say 5%)

20 min of O ratio ramp etch does not.

Probable cause: a) localized strain at surface of substrate - not dislocation  
b) some means

Stacking faults do not necessarily ruin junctions, but areas of high density  
in general make poorer junctions.


The correlation is strong! Out of 84 junctions tested  
there were 10 bad ones and 6 stacking faults - 5 of the  
10 bad ones contain 5 of the 6 stacking faults

128 Epitaxial ~~oxide~~ defects, cont.

Don Barry: - Substrate preparation

Even the best mechanically polished surfaces have texture. Nylon blunder that this is bad for facets when more gross.

Yimin (See written report)



To:

See Distribution List

From:

P. Lamond

Subject: NPN Product Planning Meeting Agenda

FAIRCHILD SEMICONDUCTOR  
Inter-Office Correspondence

RECEIVED

APR 19 1963

GORDON E. MOORE

April 18, 1963

The NPN Planar Section Product Planning Meeting will take place on April 24 at 4:00 pm in the Large Conference Room. The following items will be discussed for all devices listed:


1. Status of production - Product Manager
2. Discussion of Characteristics - Applications
3. Production Schedule, Present and Future Sales - Marketing

<u>PRODUCT</u>	<u>SPECIFIC PROBLEMS</u>	
1. 0000/0001	Packaging of 0001	- P. Ferguson
2. 0002	Reliability	- Applications
3. 1312	New 2N Number	- Applications/Marketing
4. 0014	New 2N Number	- Applications/Marketing
5. 3011	Competitive Devices	- Applications/Marketing
6. 1221	Objective Specifications	- Applications/Marketing
7. FET	Status	- P. Ferguson
8. 4011	Status	- P. Lamond
9. 4111	Objective Specifications	- Applications/Marketing
10. 4206	Objective Specifications	- Applications/Marketing
11. 4207	Objective Specifications	- Applications/Marketing
12. New Devices		- P. Ferguson

0017 - Film disc 21

## Distribution List:

T. Bay	W. Richmond
P. Ferguson	R. Shultz
R. Graham	C. Sporck
V. Grinich	D. Valentine
B. Knudson	D. Yost
G. Moore	

  
Pierre R. Lamond, Head  
NPN Planar Section

15

INTERNAL CORRESPONDENCE

FAIRCHILD SEMICONDUCTOR CORPORATION

COMPANY PRIVATE

TO: See Distribution

DATE: March 4, 1963

FROM: C. E. Sporck

CC:

SUBJECT: Results of NPN Large Geometry  
Product Planning Meeting  
February 26, 1963

No significant changes will be made in these instructions without the knowledge and agreement of the writers.

4011 - 16 - Three split runs to be made by factory to compare these  
4201 products. Data by 3/29/63.

Ferguson to look at present 4011 devices to explain  
poor low current beta performance.

Moore, Ferguson, Shultz, Graham and Grinich to decide  
upon definition of optimum family of devices by 3/29/63.

4111 - Units out by 3/8/63, there evaluation will determine any  
application.

4207 - 150 V LV<sub>CEO</sub>(4205) 1 run/wk. Units to Applications by  
mid April. Volume requirements in last five months.  
Use TC package.

TB

T. Bay

GM

G. Moore

CES

C. Sporck

RECEIVED

MAR 6 - 1963

V. H. GRINICH



INTERNAL CORRESPONDENCE

## FAIRCHILD SEMICONDUCTOR CORPORATION

COMPANY PRIVATE

To: See Distribution

DATE: March 4, 1963

FROM: C. E. Sporck

CC:

SUBJECT: Results of Small Geometry  
Product Planning Meeting  
February 26, 1963

No significant changes shall be made in these instructions without the knowledge and agreement of the writers.

1312 - Now a production product. Will not have 2N's written around this product at this time. When product is well established and in good inventory position, optimum 2N's will be written.

1311 - Production products. Have hot I<sub>CBO</sub> problem. R & D will look at this problem in addition to the product group.

The 1210 will be rescheduled for special requirements.

3111 - Now running in production. This product will be announced at the IRE.

0002 - 35 mil die, gold bonds and TC package. Running 20 wafers out/week. Product should have sufficient life test data for announcement around end of March.

0000 - Working directly on 0000. Will have dice at die sort by 3/4/63. Will send die sorted dice to Hong Kong by 3/8/63.

Some units will be assembled at Mountain View in TM packages.

Volume will be 20 wafers out/week by 3/11/63.

Product will be waiting for characterization by Applications.

The 0001 will wait until 0000 is established.

FET - Under development at R & D.

1221 - Marketing and Applications to decide by 3/11/63 what should be done with this product.

1450 - Dropped - stop all work.

CDC

Core Driver - R & D to make recommendation on possible device to fill this requirement.

RECEIVED

MAR 6 1963

V. H. GRINICH


COMPANY PRIVATE

TB

T. Bay

GM

G. Moore



C. Sporek

Distribution

R. Cole  
P. Ferguson  
R. Fouquet  
R. Graham  
V. Grinich ✓  
B. Knudson  
P. Lamond  
J. Magarian  
B. O'Keefe  
M. Oudewaal  
W. Richmond  
J. Sentous  
R. Shultz  
R. Smullen  
D. Valentine  
D. Yost

## R&amp;D DEVICE DESIGNATION

DEVICE NO.	FUNCTION	NPN/PNP	$A_C$	$A_E$	NO. BASES	NO. EMIT.	GEOM.	MIN. OXIDE CUT	$LV_{CEO}$			REMARKS
0000	RF AGC	NPN	10.8	1.50	3	2	□	.35	50			
0001	RF	NPN	10.8	1.50	3	2	□	.35	25			
0002	Power RF	NPN	88.00	12	12	8	□	.50	25			1.0 W at 500 mc aggregate
0003	Sat. Switch	NPN	2.45	.245	3	2	□	.35	6			< 2 nsec $\tau_s$ switch
0004	Sat. Switch	NPN	1.54	.28	1	1	□	.10	6			.1 mil test vehicle
0005	Sat. Switch	PNP			1	1	○	.50	70			Outside emitter Trident II
0006	Power RF	NPN	196	24	16	8	□	.50	25			2.5 W at 500 mc aggregate
0007	Power RF	NPN	350	47.5	10	5	□	.50	25			5.0 W at 500 mc aggregate
0008	Chopper	NPN		3.0	1	2	□		20			Dual transistor chopper
0009	Sat. Switch	PNP			1	2	□		25			Formerly FT-1701
0010	RF	NPN	10.8	1.50	3	2	□	.35	25			> 2 kmc $f_T$ device
0011	RF	NPN							15			3 devices/chip
0012	Sat. Switch		7.88	2.25	1	1	□	.35	6			3 units per chip
0013	RF		6.1	.96	5	4	□	.2	20			Low noise RF device
0014	Sat. Switch		22.5	9.0	2	3	□	.35	12			CDC core driver
0015			25	4.5	4	2	□	.25	20			FT-1221 re-design
0016			21.3	4.5	3	2	□	.25	20			FT-1221 re-design
0017A	Sat. Switch		52.4	24	5	4	□	.5	12			Film driver
0017B	Sat. Switch		105	24	10	8	□	.35	12			Film driver

0000 20 wafers at 70000 - aiming at 100% yield.

For present - because of leadless supply - run only the entertainment version.

There are real test eq. problems.

0001 - still needs phys - we were exporting parts this week.

We have evaluated in hand-made phys. The supply from outside is not yet established. Est 1 mo. Use 0000 mask, 120 materials.

0002 - Masks made with committee costs need re-do.

TI material costs better on yield.

75% > 750 mW @ 500 Mc of those is good DC.

We will make some 0002's in strip line phys.  
Announce what we have.

1312 - No new 2N# for now.

0014 - CDC likes it ok.

3011 - 3 runs are at test 84

3 more right behind - Aim at 50v LVCEO.

Being made for star replacement

1221 - Run the single bare region one.

**FEK** - Our n-channel device as std. size.

The P+ area, for some reason, looks like 1 run, V-I structure.

4011 - Being run for 2N2217 (old 3001) commitment. P.L. thinks the mask might be no good. Also there are some problems on bonding.

4111 - By the next meeting we will define the device

dimensions of large geometry

Rein will run split 4201-3011.

130 4/25/63 - External films

Roder:

Double glow tech. c Ga -

1. There is a great deal of uncertainty in the measurements
2. The high temp. Ga distorts the profile considerably
3. Precision of meas depends upon having many fringes.

The capacitance measurements are not working well at all. On the surface barrier diode the agreement is non-existent.


- It is necessary to get together with CTS re: what Roder's work is going.  
Is there any selective ~~diffusion~~ transport into the film? (by the pedge diffus., etc.)  
There is no apparent vapor transport of B or Ga into growing film.

Wigton:


Plot of mol/min or  $\mu/\text{ml}$  being a straight line is a 1<sup>st</sup> order deposition reaction.

$$\text{Rate of deposition} = k \left( y - \frac{v^2}{0.72} \right)$$


The deposition is controlled by



$$(k = 0.72 \text{ at } 1550^\circ\text{K})$$
$$0.78 \text{ at } 1600^\circ\text{K}$$
$$0.68 \text{ at } 1500^\circ\text{K}$$



The rate limiting step is



COMPANY PRIVATE

HCl ETCHING STUDIES

H. Wigton

PROJECT 128 - SILICON EPITAXIAL FILM

---

For deposition with no HCl added, the best equation is

$$r_D = \frac{\left(1 - 0.347 \ln \left[ \frac{y_0}{0.0027} \right] \right)}{.004} y_0 \quad (1)$$

in which

$r_D$  = deposition rate in microns/minute

$y_0$  = partial pressure of  $\text{SiHCl}_3$  in the entering  $\text{H}_2$  in atmospheres

Etching with HCl and  $\text{H}_2$  only is best expressed by the relationship


$$r_E = 0.438 \times 10^3 \left( \frac{x_A^2}{0.36 + 2x_A} \right) \quad (2)$$

in which

$r_E$  = etching rate in microns/minute

$x_A$  = partial pressure of HCl in the entering  $\text{H}_2$  gas in atmospheres

The reaction when both HCl and  $\text{SiHCl}_3$  are added appears to be kinetically limited by the conversion of  $\text{SiHCl}_3$  to  $\text{SiCl}_2$  and equilibrium



limited by the reaction  $\text{SiCl}_2 + \text{H}_2 \rightleftharpoons \text{Si} + 2\text{HCl}$



The forward reaction is stopped by the addition of HCl sufficient to balance the activities in equation (4) if approximately 15% of the initial  $\text{SiHCl}_3$  is assumed converted to  $\text{SiCl}_2$ . This is several orders of magnitude less HCl than would be required to stop the overall reaction.

Part #2

When both  $\text{SiHCl}_3$  and  $\text{HCl}$  or both  $\text{SiCl}_4$  and  $\text{HCl}$  are added, the rate is controlled by the relationship

$$r = k \left( y - \frac{x^2}{K} \right)$$

$r$  = deposition or etch rate in microns/min.

$k = 1.15 \times 10^3$  = diffusion or reaction constant

$y$  = partial pressure of  $\text{SiCl}_2$  in the gas film  
in atmospheres

$\frac{x^2}{K}$  represents  $p^* \text{SiCl}_2$ , the equilibrium activity  
(concentration) of  $\text{SiCl}_2$  on the surface

$x$  = partial pressure of  $\text{HCl}$  (atmospheres)

$$= p \text{HCl added} + y_0 (3c_3 + c_1) \text{ for } \text{SiHCl}_3$$

$$= " + y_0 (4c_4 + c_2 + c_1) " \text{ SiCl}_4$$

$y_0$  = partial pressure of  $\text{SiCl}_4$  or  $\text{SiHCl}_3$   
entering in atmospheres

$$y = c_1 y_{avg.} = c_1 y_0 \left( 1 - \frac{c_3}{2} \right) \text{ for } \text{SiHCl}_3$$

$c_1$  = reaction constant mol's  $\text{SiCl}_2$ /mol  $\text{SiHCl}_3$

$$c_1 = 0.28 - 0.30$$

$c_4$  or  $c_3$  = mol's Si deposited/mol Si entering

$$y = (c_1)(c_2) \left( 1 - \frac{c_4}{2} \right) y_0 \text{ for } \text{SiCl}_4$$

$c_2$  = reaction constant mol's  $\text{SiHCl}_3$ /mol  $\text{SiCl}_4$

$$c_2 = 0.9$$

$$c_3 \text{ or } c_4 = \frac{r \times 1.12 \times 10^{-3}}{y_0} = \frac{r \times 320 \times 10^{-4} \times 2.45}{y_0 \times 2.5 \times 28}$$

area      S. density

ml wt

2.5 ml/min

To avoid trial & error, the following rearrangement can be used for  $\text{SiCl}_4$

$$r = 1.15 \times 10^3 \left[ \frac{0.195 y_0 - x(x + 2.4 y_0)}{1.65 + 1.15 \times 10^3 (10.7 y_0 + 1.2 r \times 10^4 + 9(x) 10^{-3})} \right]$$

COMPANY PRIVATE

X.W. 3

Sample Calculation

$\text{SiCl}_4$  deposition run zero HCl added

Basis 1 minute: 2.5 mols  $\text{H}_2$  added 0.87 ml./min  $\text{SiCl}_4$  density  
 $r = 0.63 \text{ M}$  Si deposited Mols  $\text{SiCl}_4 = \frac{0.87 \times 1.5}{170} = 7.7 \times 10^{-3}$   
 $y_0 = \frac{7.7}{2.5} = 3.1 \times 10^{-3}$   $c_4 = \frac{r_0 \times 2.8 \times 10^{-3}}{y_0 \times 2.5} = 0.225$

$$r = 0.63 = 10^{-3} k, (y \times 10^3 - \frac{x^2}{.72} \times 10^3) = 10^{-3} k (3 \times .775 (\frac{2-c}{2}) \times 3.1 - .06)$$

$$y = y_0 (1 - c_4) (c_2) (c_1) (\frac{2-c}{2}) \quad \text{Assume } c_2 = 0.9$$

$$v = 4 y_0 c_4 + y_0 c_2 + y_0 c_1 = y_0 (-.9 + .9 + .3) = 2.1 y_0$$

$$\frac{x^2}{.72} = \frac{4.2}{.72} \times 10^{-5} = 0.06 \times 10^{-3}$$

$$10^{-3} k = \frac{0.63}{1.55} = 1.15 \quad \therefore c_2 = 0.9 \text{ as assumed}$$

$\text{SiCl}_4$  "zero" point (no etch or deposit)

$$x_{\text{added}} = \sqrt{3.25 \times 10^{-4}} = 1.8 \times 10^{-2} \text{ (from curve)}$$

$$y = y_0 (1 - c_4) (c_2) (c_1) \frac{(2-c_1)}{2} = 10^{-3} (3.1) (1) (.9) (.3) (.85) \\ = 0.70 \times 10^{-3}$$

$$\Delta x = y_0 (1 + .3) = 10^{-3} (3.1) (1.3) = 0.405 \times 10^{-2}$$

$$\frac{x^2}{.72} = \frac{2.25^2 \times 10^{-4}}{.72} = \underline{\underline{1.667 \times 10^{-3}}} \neq \underline{\underline{0.70 \times 10^{-3}}} \\ \text{close enough}$$

HCl Corrected Si-HCl<sub>3</sub> etch Data

N.W.

H<sub>2</sub> flow 100%  $\frac{1}{4}$ " meter glass ball 2.5 g mol/min.  
10 psig

HCl flow on  $\frac{1}{8}$ " meter w ss ball temp = 1170°  
24 psig optical

HCl, H <sub>2</sub> only	HCl Meter	ml HCl/min	X <sub>A</sub> pHCl	y <sub>0</sub>	X <sup>2</sup> (10 <sup>4</sup> ) pSiHCl <sub>3</sub>
-0.14 avg. 5.	20 <sup>90</sup>	510	0.89 × 10 <sup>-2</sup>	—	0.79
-0.34 avg 4	55		1.67 × 10 <sup>-2</sup>	—	2.79
-0.66, -0.70	100		2.62 × 10 <sup>-2</sup>	—	6.85
-0.33	55		1.67 × 10 <sup>-2</sup>	—	2.79
-0.45, -0.45*	55*		Different temp.	14.	
-1.43	~165				


	0.50 ml/min Si-HCl <sub>3</sub>	2 × 10 <sup>-3</sup> = y <sub>0</sub>	
+0.16	~4490	1.43 × 10 <sup>-2</sup>	2.05
+0.035	55	1.67 × 10 <sup>-2</sup>	2.79
+0.02	62	1.82	3.30
-0.44	~100	2.42	6.85
-0.6, -0.72	~107.5	2.78	7.75
+0.06, 0	~65	1.87	3.5
-1.57, -1.2	~165	3.75	14


	1.0 ml/min Si-HCl <sub>3</sub>	4 × 10 <sup>-3</sup> = y <sub>0</sub>	
+0.70, +0.59	45	1.44 × 10 <sup>-2</sup>	2.08
+1.4	52	1.59	2.54
-0.42, -0.33	100	2.42 × 10 <sup>-2</sup>	6.85
+0.09, +0.13	80	2.20 × 10 <sup>-2</sup>	4.83
-1.23, -1.34	~165	3.75	14

COMPANY PRIVATE

# Evaluation of $K_2$

17





10<sup>19</sup>

Run # 1-456, WAFER #2

10<sup>18</sup>

10<sup>17</sup>

10<sup>16</sup>

10<sup>15</sup>

10<sup>14</sup>


Dash  
+  
20.0 μ

Dash  
21.7 μ IR 22.4 μ  
+ + -Coub


ANTIMONY  $P = .010 \text{ cm}$   
 $Q_a @ 1250^\circ\text{C}, 15 \text{ min}$

FIG. 1

COMPANY PRIVATE




Run # 1-456, WAFER # 3



Run # 1-456, WAFER #6

Dash  
18.5  $\mu$   
+

Dash  
21.2  $\mu$   
++  
IR  
21.5  $\mu$



SEMI-LOGARITHMIC  
KEUFFEL & ESSER CO., MADE IN U.S.A.  
5 CYCLES X 70 DIVISIONS

$10^8$

$10^7$

$C_{epi}$

$10^6$

$10^5$

$10^4$

$$C_r = 6.3 \times 10^{17} \mu\text{m}^{-3}$$

(Run # 47)

$$C_2 = 10^{19} \mu\text{m}^{-3}$$

(Run # 43)

25 30 35 40 45 50 55 60 65 70 75 80  
 $X_f \rightarrow$

A. Roden 4/63

COMPANY PRIVATE


ARSENIC  
 $P = .0071 \text{ atm}$   
 $T_a @ 1250^\circ\text{C}, 15 \text{ min}$

FIG. 3


Dash  
18.5  $\mu$   
+  
IR  
21.5  $\mu$

Dash  
21.2  $\mu$   
+ + - C sub


K-E SEMI-LOGARITHMIC  
KEUFFEL & SHERE CO., MADE IN U. S. A.  
5 CYCLES X 70 DIVISIONS




Run # 1-456, WAFER #7



RUN # 49  
WAFER # 4'





RUN #51  
Run 1-462, WAFER C-1, pt. 2

$10^{19}$

ga @  $1250^{\circ}\text{C}$ , 15 min  
 $C_x = 10^{18} \text{ cm}^{-3} - 10^{19} \text{ cm}^{-3}$


dash  $IR = 8.02 \mu$

$1.19 \mu$

$T_{\text{sub}}$   
As

$P = .0091 -$   
 $.0115 \text{ scm}$

FIG. 7



COMPANY PRIVATE

•-(C)  $4.2 \text{ scm}$   
 ×-(D)  $2.2 \text{ scm}$   
 ○-(B)  $.56 \text{ scm}$   
 △-(A)  $.15 \text{ scm}$   
 +(L)  $.033 \text{ scm}$

A. Roder 4/63

Wafer 8 Run 3-367

Diode Capac. m.s.m.s. (2 diodes). Run C-4

$\times$  Ga diff. based on  $\beta = .023 \text{ cm}^{-1}$


$\circ$  Ga diff. based on  $\beta = 5.65 \text{ cm}^{-1}$


Ga diffusion 1250°C, 15 min

Dash  
 $I_R$   
 $10^{12}$   
 $10^{11}$   
 $C_{sub}$

FIG. 8

SEMI-LOGARITHMIC  
KEUFFEL & ESSER CO.  
MADE IN U.S.A.  
5 CYCLES X 70 DIVISIONS





Resistivity measurement by differential  
capacitance of surface diodes.

[Au dot, 10 mil dia., evaporated on  
homogeneous resistivity wafers]

DATA BASED ON ONE DIODE/WAFER

FIG. 9


COMPANY PRIVATE

A. Roder 4/24/63

Wafer 2, Run 1487

$$IR + C_{sub} (36, p = .0066)$$

( $6.18 \mu$ )



P (11, 92)

$$(4,3)^L = 16 + .6 \times 4$$

$\circlearrowleft -2.4 \mu^L$

FAIRCHILD SEMICONDUCTOR  
RESEARCH & DEVELOPMENT LABORATORY

RECEIVED  
APR 19 1963  
GORDON E. MOORE

TO: List DATE: April 18, 1963  
FROM: C. T. Sah CC: → G. E. Moore  
SUBJECT: Agenda for Project Review Meeting  
Thursday, April 25, 1963 - 8:30 A.M. to 10:55 A.M.  
Impurity Diffusion & Growth Kinetics of Silicon Epitaxial Film Growth  
Project 128

---

The purpose of the meeting is to review the data of impurity profile in epitaxial films and to review the data and model of etching and growth rate of films.

AGENDA: 8:30 Presentation of experimental data of impurity profile for various growth and etching conditions with the various profiling techniques.  
(Roder)  
9:30 Summary of etching and growth rate data and outline of an analysis of the data and the model employed.  
(Wigton)  
10:55 Meeting adjourned

Please have all data summarized and important data and photographs reproduced each for 10 copies for efficient presentation.

*C.T.Sah*

---

C. T. Sah  
Solid State Physics Section

CTS:jt

List: (Participants)

A. Roder  
H. Wigton  
R. Tucker  
D. Barry  
C. Bittmann X  
A. Davis  
J. Gordon  
A. Grove  
W. Shepherd  
E. Yim

*Fergam*

$$C = K \frac{1}{(V + V_0)^{\frac{1}{2}}}$$

$$\frac{dC}{dV} = \frac{1}{2} K \left(\frac{1}{V + V_0}\right)^{\frac{3}{2}} \approx V \gg V_0, \frac{dC}{dV} \rightarrow \frac{K}{V^{\frac{3}{2}}}$$

3.9  
2.  $\alpha \propto -\beta \mu$

COMPANY PRIVATE

1962 EXEMPT TERMINATIONS

Department	Terminated	Outstand'g	Rating				Reason		
			Good	Average	Marg.	Poor	Resig.	Forced	Discharged
11-	5		2	2	1		1	3	1
15-	4		1		2	1	3		1
20-	17		4	8	3	2	11	4	2
36-	3			1	1	1	2		1
30-	12		5	4	3		10	2	
40-	30	4	11	8	4	3	23	5	2
50-	3		1	1	1		2	1	
70-	7		4	2	1		*	*	*
80-	18	1	4	5	8		10	8	
TOTAL	<u>99</u>		<u>5</u>	<u>32</u>	<u>31</u>	<u>24</u>	<u>7</u>		

Note \* --Department was unable or unwilling to complete last column.

Prepared April 15, 1963  
by C.D. Campbell









Figure #2 STANDARD (S), AND Modified (M) Process Comparison  
Runs 11-14

P. 131

4/29/63



SUMMARY of EXPERIMENTS

EK 1-10

RUN #	START RUN DATE	WAFERS STARTED	WAFERS LOST INTENTIONALLY	WAFERS LOST IN PROCESS	Die SORT BV <sub>CES</sub> >70V
EK 1	1-2-63	50	7	11	2-Etch 1-2nd MASK 5-Ni PLATE 3-4th MASK  56%
2	1-7-63	55	11	8	2-OXIDATION 1-BASE DIFF. 2-Ni PLATE 3-4TH MASK 1 LAP  38.8%
3	1-14-63	50	10	2	1-Ni PLATE 1-3rd MASK  49.5%
4	1-21-63	50	16	8	1-BASE DIFF. 3-Ni PLATE 2-3rd MASK 2-METAL  51.5%
5	1-29-63	40	3	4	2-METAL 2-MASK  46.3%
6	2-4-63	50	Rejected AT 2nd MASK due to Severe Boron Pitting		
7	2-11-63	50	6	9	1-OXIDATION 2-3rd MASK 6-4th MASK  52%
8	2-18-63	45	Rejected AT 3rd MASK due to Residue from Chromic Acid Bath which could NOT be removed		
9	2-25-63	49	7	5	5-OXIDATION  40.7%
10	3-11-63	47	2	8	3-base diff. 2-Ni PLATE 3-MASK  53.5%

SUMMARY of EXPERIMENTS

E.K. 11-20

RUN #	START RUN Date	Wafers Started	Wafers LOST INTENTIONALLY	Wafers Lost IN Process	Die SORT BV <sub>CES</sub> >70V
EK 11	3-18-63	25	3	10	2 - Etch 5 - 1st MASK 1 N. PLATE 1 3rd MASK 1 4th MASK
12	3-27-63	25	4	0	62.0 %
13	4-1-63	50	11	2	1 3rd MASK 1 9th MASK
14	4-15-63	25	4	8	70.0% 1 etch 1 base diff. 2 N. PLATE 3 3rd MASK

ANALYSIS of Die SORT  
E.K. RUNS 1-10

RUN #	RUN START DATE	Dice IN	Good Dice %	Losses by CAUSE				Total
				Low B.D. BV <sub>CES</sub> <70V	SHORTS	Softs	Other	
E.K. 1.	1-2-63	531	56	24.8	8.4	10.7	0	100%
2.	1-7-63	412	38.8	32.	16	13.1	0	100%
3.	1-14-63	210	49.5	39.5	8.6	2.4	0	100%
4A	1-21-63	390	48	47.5	0.77	3.84	0	100%
4-B	1-21-63	400	55	37.4	3.8	3.8	0	100%
5-A	1-29-63	300	39.6	32.7	14.0	13.7	0	100%
5-B	1-29-63	602	53	25.7	14.1	6.9	0	100%
6	2-4-63	—		Lot Rejected for BORON PITS AT 2nd MASK				—
7	2-11-63	300	52	39.3	5.65	3.0	0	100%
8	2-18-63	—		Lot Rejected for SCUM ON WAFER AT 3rd MASK				—
9	2-25-63	290	40.7	50.6	1.72	6.9	0	100%
10	3-11-63	261	53.5	39.5	2.68	4.6	0	100%

ANALYSIS OF DIE SORT 90  
E.K. 11-20

Pipe Count      (Run prior to die sort)  
 E.K. 1-10  
 by emitted light under scope.

Run #	Date Started	Dice Checked	No. of Pipes (maybe > 20 or so)
E.K. 1.	1-2-63	50	8 25
2.	1-7-63	50	11 32
3.	1-14-63	50	15 40
4-A	1-21-63	50	7 48
4-B	1-21-63	50	7
5-A	1-29-63	50	8
5-B	1-29-63	50	8
6.	2-4-63	—	—
7.	2-11-63	50	5
8	2-18-63	—	—
9	2-25-63	50	19
10	3-11-63	50	20

## Pipe Count

E.K 11-20

Pipe Incident vs hfe  
E.K 1-10

$hfe$	No Visible Pipes	Visible Pipes
$>100$	$0,0,1,5,2,0,0 \pm 5^{\pm}, 1,2$	$0,0,0,0,0,0, \pm 0^{\pm}, 1,1$
$70-100$	$2,3,2,3,2,4,3 \pm 2, \frac{8}{2}, 5,2$	$1,0,1,0,0,0, \pm 0^{\pm}, 0,2$
$<70$	$7,6,2,1,6,6,7, \pm 3, \frac{8}{2}, 1,2$	$0,1,4,1,0,0,0, \pm 0^{\pm}, 2,1$

PiPe Incident Vrs. hfe  
E.K. 11-20

hfe	No Visible PiPES	ViSiAble PiPES
>100	0,5,0,0,3	0,1,0,0,2
70-100	1,2,0,2,3	3,1,0,2,2
<70	4,1,9,6,0	2,0,1,0,0



## Pipe Density %

JAN 1963

Feb. 1963

MARCH 1963


APRIL 1963

MAY 1963

JUNE 1963

JULY 1963

0 25 50 75 100



Pipe Density vs Time

FACTORY  
E.K. - - - +

4/29/63 - Meeting with Process Eng. on Pipes

From R&D  
Argonne  
Ornlabs  
None

131

Experiment run to keep batch of 1000 runs  
by identical process then add all changes at one time

Useful experiments to do:

1. A p-type wafer in an ox furnace to check for diffusion pipes
2. A fresh epitaxial wafer to see if pipe at bare diffusion clutters.
3. Check wafers (of 4200) after base diffusion for weak spots with the CP-6 etch. We will run with Paul's people.

1132 4/30/63

## - Pipes and Related Phenomena

Lawrence

Sal  
Ornitz  
Lawrence  
Tucker  
Fleit  
Stephens  
Kohle  
Waring  
Blome

## 1. The bare peripheral point pipe

light emission

field

N

stain pattern

N P

U-I plot

nitrosoma

-

This kind of pipe can be removed by etching off 1.2  $\mu$  of Si.

It is important to note that this type pipe gives a "soft" characteristic.

On the reject wafers I checked at, 193 out of 205 device studious had pipes.

→ Get some w. good wafers from Paul Hill.


These wafers had very few of the other kinds of point pipes.

## 2. Irregular oxide pipe -



light emission

stain pattern

U-I plot



outline of artifact  
line of emission - separate point  
region of emission (sometimes deep)



These can occur anywhere on the surface. ?

These are usually localized to regions of the wafer.

Cross-section by Sinterd etch.

etch rate

1.14  $\mu$ /min0.01  $\mu$ /min

orig surface

1.84  $\mu$ /min



COMPANY PRIVATE

P-132  
4/30/63

PIPE PROJECT REVIEW OUTLINE

PROJECT NO. 105

J. E. Lawrence

---

I. OUTLINE FOR STUDY:

- A. Define problem
- B. Establish methods of analysis
- C. Determine priority for investigation
- D. Is this particular type of pipe associated with
  - 1. Dislocations (bulk or surface)
  - 2. Contamination
  - 3. Poor oxide mask?
- E. Can this parituclar type of pipe be produced at will?
- F. What is this pipe as defined by
  - 1. Electrical theory
  - 2. Crystallographic theory
  - 3. Chemical theory?

II. DEFINE PROBLEM:

(Find causes for all localized centers of undesirable electrical activity)

A. Categrories:

- 1. Base periphery point pipe
- 2. Irregular oxide pipe
- 3. Regular oxide pipe
- 4. Diffused pipe

III. METHODS OF ANALYSIS:

- A. Characteristic electrical trace
- B. Emission under reverse bias (2000x)
- C. Location and natural surface appearence

COMPANY PRIVATE

PIPE PROJECT REVIEW OUTLINE

J. E. Lawrence

-2-

- D. P-N stain (CP-20 and intense light)
- E. Light preferential etch (CP-10)
- F. Diffusion profile or pipe and near environment (SIRTL)

IV. BASE PERIPHERY POINT PIPE (193 OF 205 DEVICES TESTED)

- A. Soft junctions, not low breakdown voltages,  $I_{CBO} = 50 \text{ ma}$
  - B. Emission from points
  - C. No surface appearance
  - D. Stains as n-type
  - E. No dislocation etching
  - F. No diffusion profile
- \*G. Can be eliminated by removing  $1.2\mu\text{s}$  of device by 1 minute SIRTL etch

V. IRREGULAR OXIDE PIPE (% VARIES, NORMALLY 80% OF ALL PIPES)

- A. Low breakdown voltage, saturated leakage current
- B. Emission from line or ring (individual microplasmas and internal field emission)
- C. "Crystalline" oxide of different thickness from normal
- D. Stains n-type
- E. No dislocation etching
- F. Very unique diffusion profile (mesa and trough)

\*G. Can create crystalline oxide at will from contaminant

COMPANY PRIVATE

PIPE PROJECT REVIEW OUTLINE

J. E. Lawrence

-3-

VI. REGULAR OXIDE PIPE (% VARIES, NORMALLY 20% OF ALL PIPES)

A. & B. As above in V

C. Regular oxide no discoloring

D. Stains n-type

E. Bar dislocation pattern usually

F. Diffusion profile (mesa no trough)

\*G. Both this and the previous pipe are not positioned relative to  
any device. (Found in base and collector)

VII. DIFFUSED PIPE (Not widely studied yet)


COMPANY PRIVATE

PIPE PROJECT REVIEW OUTLINE


J. E. LAWRENCE

REGULAR OXIDE PIPE


- (1) SIRTL etched one minute
- (2) Mesa extends 1.2 microns above the base
- (3) Mesa surface dimensions 9 X 13 microns
- (4) Emission ring
- (5) Leakage current 12 ma
- (6) Low breakdown 20 v
- (7) Normal breakdown 115 v
- (8) Cross section



- (9) Electrical characteristics



- (10) Photograph




This method of preferential etching is now the best way to to delineate pips.

This blistered oxide is related to surface contamination.

### 3. Regular oxide pip


Same V-I characteristics

These etch to make a mesa, but with no moat, i.e.,



staircase or a U-pattern that coincides with light emission.

These develop pits on etching



Lawrence has observed a correlation of software and H<sub>2</sub>of dilution.

SH<sub>2</sub> has sectioned an irregular oxide pipe ~~sawn~~ and flowed it through the base, rough density #1 193/205 units and at least one of these.

#2 localized density -

#3 about 1/5 denser

#4


~~John~~ - 1. Get good wafers

2. Examine when the non-etchable impurities come in.

The concentration of black crud contamination is now very high.

Flint -

Looking at wafers from Hills last material with desk etch.  
Get the old diamond pits only near edge of wafer.



with the usual background pits having a relatively high concentration ~~are~~ in an annular ring about ~~the~~ about 5 mm wide near the piping.

→ Flint points out that in straight HF series ~~were~~ we are in the region where Cu plates out. This occurs for over a basic solution of ~~H2O~~ Cu containing fluoride.

Cu contamination gives characteristic stars. (See P-10 fig)

**Fe**

" " " pits, 3 type  
The rounded ones in P-14 show some peculiar long range orders.

Hypotheses:

1. Surface gets contaminated roughly uniformly with metals + P. It agglomerates during oxidation.

This needs detailed layout - I'll work that out with Flint

Ornik: From work on a PNPN with an isolation diffusion.

Some mesh spots show successive B + P diffusion

Many correlate with KPR problems.

Visible and defects (under 63X) did not correlate with pipes by diffusion thru the oxide. Wafers were poled, dyed (5 sec) and diffused.

Some pipes of this type occur with no poled - i.e., they are contaminated.

Our pitch pits did not correlate with pipes. - Many more pipes than pits.



500X

An irregular oxide pyr  
after etching.

From John Lawrence

4/30/63 500 X

4/30/63

P. S. Flint  
4/30/63

#### 4200 Wafers (Krueger's - Mtn. View)

Gave Dash Etch after each of the following steps:

- (1) Chemical Etch
- {2} Oxidation
- {3} First Mask
- {4} Base Predep
- (5) Base Diffusion

Results: Not definitive. Obtained chiefly small or pits randomly distributed in (1). After (2) they were denser in an annulus next to the crystal skin. A few dumbbell pits were observed very near the skin. After (4) observed greater density of small pits in base.

Need to repeat on more wafers, particularly on rejects.

#### Studies of Bulk Material

Attempts at deliberate contamination of wafer surfaces. Using 0.5 ohm-cm. material, although 0.005 material showed no real difference.

#### Copper Contamination from Aqueous CuCl<sub>2</sub>

- (1) Straight Aqueous - no plating of copper
- (2) In HF Medium - copper plates out readily
- (3) In HF + HNO<sub>3</sub> Medium - copper does not plate out

After exposure of the wafer to copper in one of the above ways, the wafer was oxidized, the oxide removed in HF, and defects were delineated with Dash Etch.

Results: All types of exposure to copper gave characteristic etch pits after oxidation (see photos), but the large amount of copper obtained from HF alone gave most definitive results. The copper plating appears to be a displacement reaction.

Overall, we must conclude that we can readily contaminate our wafers from pure HF solutions.

#### Iron Contamination from Aqueous FeSO<sub>4</sub>

Iron did not plate out from HF medium, but did give characteristic etch pits (see photos).

Present studies are covering Phosphorus Contamination. There may be some preliminary results to report.

#### Quenching Effects


Dislocations loops are commonly formed in metals by quenching in a high concentration of vacancies.

#### Methods of Cyclic Quenching:

- (1) Cycle from 1200 °C. in steam to 25 °C. (ordinary cooling)
- (2) " " " " " " " " " " " " (water quench)

The above can be done with or without previous longer oxidation.

Results: In each case, obtain lines of rounded triangular etch pits, probably indicative of slip traces. Also obtained vestiges of loops. Should combine with metal contamination.




P-14  
① CP8 Etched  
② HF + FeSO<sub>4</sub>  
③ Oxid. 1<sup>h</sup> @ 1100°C in O<sub>2</sub>.  
④ Dash Etch.  
Dendrites (Stars)  
(200X)



P-14

Line Pits  
(with fine structure)  
(400X)



P-14

Rounded Triangular Pits  
(distinctively oriented)  
(200X)

IRON Contamination on Silicon Surfaces



P-16  
① CP-8 Etch  
② Oxid. 4<sup>h</sup> @ 1200°C. Steam  
③ HF + CuCl<sub>2</sub>.  
④ Oxid. 30<sup>m</sup> @ 1100°C. ~~Steam~~ O<sub>2</sub>  
(200X)

After oxide stripped and the  
surface "dilution" etched


### Copper Contamination of Silicon Surfaces



P-10  
① CP-8 Etch  
② HF + CuCl<sub>2</sub>  
③ Oxid. 30<sup>m</sup> @ 1100°C O<sub>2</sub>.  
④ HF stripped  
(100X)  
⑤ Dash etched (5-3-20)  
HNO<sub>3</sub> HF HAc




P-11  
① CP-8 Etched  
② CPB + CuCl<sub>2</sub>  
③ Oxid. 30<sup>m</sup> @ 1100°C O<sub>2</sub>  
(100X)



P-15    ① CP-8 Etched  
② Cyclic Oxidation (4 cycles)  
 $5^{\text{min}}$  @ 1200°C. in Steam,  
cooled (standing) in air  $5^{\text{min}}$ .  
③ Dash Etch.  
(200X)  
Step Traces?



P-15  
(400X)  
Loops?



P-20    ① CP-8 Etched  
② Oxid.  $4^{\text{hr}}$  @ 1200°C. in Steam,  
③ Cyclic Oxidation (4 cycles)  
 $10^{\text{min}}$  @ 1200°C. in Steam,  
Quenched in  $\text{H}_2\text{O}$ .  
④ Dash Etch.  
(400X)

Cyclically Quenched Oxidized Silicon Wafers

P. S. Flint  
4/29/63

P-132  
7/30/63

FAIRCHILD SEMICONDUCTOR  
RESEARCH & DEVELOPMENT LABORATORY

TO: List. DATE: April 26, 1963  
FROM: C. T. Sah CC: G. E. Moore  
SUBJECT: Agenda for Project Review  
Meeting - Tuesday, April 30, 1963  
8:30 A.M. - 12:00 Noon  
PIPS AND RELATED PHENOMENA

-----  
AGENDA: 8:30 - Categorize the Observed Pipes and Diffusion and Oxidation  
Defects  
(Lawrence)  
Experimental Results on 4200 CB Diode Rejects  
(Lawrence)  
  
9:30 - Induced Pipes and Dislocation by Surface Contaminants  
(Flint)  
  
10:30 - Pipes from Weak Oxide  
(Ornik)

Please have all data summarized and brief outline of discussion reproduced (10 copies) for distribution prior to talk.

C. T. Sah  
C. T. Sah  
Solid State Physics Section

CTS:jt

LIST:

J. Lawrence  
P. Flint  
L. Ornik  
P. Ferguson (2)  
G. Reddi  
W. Shepherd  
R. Tucker

RECEIVED

APR 26 1963

V. H. GRINICH

P-134  
4/30/63

SUBJECT: Project Review on Oxide Defect Studies  
in Conjunction with SCR Development

DATE: April 30, 1963

1. The four layer SCR structure requires p-isolation diffusion. A single pipe within the 60x60 mil area will diffuse through the future active area and either produce a short or decrease the available width for depletion layer (Fig. 1, 2). —
2. Pipes originating through photoresist pinholes are due to mask imperfections or due to local photoresist breakdown (Fig. 3, 4). They extend to the same depth as the isolation diffusion. The pinholes can be observed under 100X magnification.
3. Some pipes can originate prior to first oxidation as evidenced by leaving a wafer in oxidation furnace until they diffuse to sufficient size to be suitable for staining (24 hr. at 1200°C). With good housekeeping rules this pipe count has been kept between zero to five pipes per wafer.
4. However, eliminating the photoresist process and predepositing and diffusing the unphotoresisted wafers, a substantial density of pipes was still present. Only few of these pipes could be related to visible oxide imperfections (Fig. 5).
5. Chlorine etch showed two defects on a wafer from a run with pipe counts in the order of 100 per wafer.
6. Boron particle deposition was shown to occur during predeposition by diffusing wafers which have partially stripped and not stripped at all (Fig. 6). Non-dipped parts of wafer showed higher pipe densities with many small and many very large irregularly shaped pipes. However, any amount of stripping (including total strip) beyond 30 seconds 2 DI:1 HF has not improved the pipe count significantly (Fig. 6).

7. Method for lapping and staining the wafers for pipe detection was time consuming even without the long diffusions needed to attain pipes sufficiently large for visual observation. It was noticed that a wafer predeposited with boron and then CP-6 etched for 2 minutes:
  - a. shows no pipes upon diffusion
  - b. develops a density of etchpits similar to the observed pipe densities (Fig. 7).
8. A further experiment was performed which indicated that CP-6 induced etchpits on original oxide do correspond closely to the pipe condition when a 2-minute CP-6 etch time was used. (Fig. 8) A three-minute etch results in number of etchpits which is about twice the number of pipes introduced with 190°C predeposition to V/I = 1.0 and diffusion at 1280°C. Thus, although CP-6 is a convenient means of oxide imperfection detection, the etch time has to be tailored to suit each diffusion condition.
9. Using CP-6 etch the effect of various materials was evaluated, as shown in Table I. Even in the case of not purposely contaminated wafers the etchpits could be correlated to surface contamination or surface damage (Fig. 11B). Thus, the effect of material appears to be insignificant. A rare case of an etchpit on top of a pyramid (Fig. 9) was possibly induced by oxide abrasion after oxidation. Examples of water drop contamination are shown in Fig. 10, 11.
10. Further two-minute CP-6 checks of treatment prior to oxidation show:
  - a. Nickel tweezer scratch no etchpits (Fig. 12)
  - b. Steel tweezer scratch 6 etchpits at the end of the scratch (Fig. 13)
  - c. Silicon scratch no etchpits (Fig. 14)

d.	KPR residue (polymerized but not developed)	no etchpits (Fig. 15)
e.	Fingerprint	many etchpits (Fig. 16)
f.	Mechanically polished wafer	56/wafer
g.	Mech. polish and Chem. polish (24 $\mu$ removed)	14/wafer
h.	2 hr. dry O <sub>2</sub> oxidation + 2 hr. steam oxidation	4 /wafer
i.	2 hr. steam oxidation (1200°C)(control)	1 /wafer

11. It was found, however, that the damage to oxidized wafer can be induced quite readily with:

- a. Silicon scratch (Fig. 17, 17A)
- b. Abrasion between a silicon wafer and an oxidized wafer (Fig. 18)
- c. Nickel tweezer prick (Fig. 19)
- d. Carboloid scriber prick (Fig. 20)
- e. Diamond scribe prick (Fig. )

No etchpits could be discovered after stainless steel tweezer prick. Evaluation of abrasion between wafers in a typical ultrasonic agitation, including dust from broken chips, has not been completed.

12. In most of the CP-6 etching a fine array of small slightly deeper etched oxide spots has been observed. The size of the spots is about 2 $\mu$  and the density varies from about 1 to 10 per 25 $\mu$ x25 $\mu$  area. (Fig. 22) The origin of the dots will not be investigated at present.

COMPANY PRIVATE

PROGRESS REPORT

DEVICE DEVELOPMENT SECTION

Page 17

April 1, 1963

SOURCE	TYPE	$\Omega^0$ -cm	WAFER Dia. mm	WAFERS 1 to 7 etched $60\mu$ each side, rinsed in DI, blown dry & immediately oxidized 2 hr at $1200^\circ C$ ; others as noted.	NO. OF ETCH- PITS PER WAFER	
					2 Min.	3 Min.
1 FT(Sterling Rd.)	N	28	27		9	48
2 KEP	N(Sb)	52	24		8	23
3 DOW Corning	N	41	32	Float-zoned, disloc.dens. $20,000 \text{ cm}^{-2}$ min.	3	6
4 KOLLSTAN	N(As)	28	24		1	22
5 KOLLSTAN	N(P)	33	24		3	12
6 TI	N	80	19	Pedestal grown disloc.dens $2,000 \text{ cm}^{-2}$ max.	16	62
7 DUP (St. Rd)	N(4200)	1.6-2.0	24	Front side (normal lap)	8	25
7A				Rear side (rough,saw marks)	8	19
8 DUP (St. Rd)	N(4200)	1.6-2.0	24	Blotted dry w/filter paper and left exposed on lab bench for 2 hours. Handled with tweezers which have not been CP-6 cleaned.	251	
9 DUP (St. Rd)	N(4200)	1.6-2.0		A drop of DI rinsing water left to evaporate. Etchpits along the edge & within <u>4mm</u> <u>diameter</u> of the water mark area.	117	

The following data is from various test wafers which were not part of the above experiment:

SCR 71	+				74	
SCR 77A(KOLLSTAN)	N	19	24		61	
SCR 79 (St. Rd)	N	31	24		32	
SCR 79 (St. Rd)	N	8	24		14	
SCR 80 (St. Rd)	N	8	24		32	
SCR 81 (St. Rd)	N	8	24		44	
REP IV ( $\mu L$ )	P	2		Oxide 1.5 hr at $1200^\circ C$	58	

TABLE I

4/30/63, Pyro, cont

135

Shorter dips after predip make more pyro - Up to 30 sec the number of pipes are decreasing & of diffusion starts with steam diffusion, then even completely stripping gets to minimum pipe density.

Hypothesis is that B-containing particles on oxide surface penetrate oxide.  
A wafer dipped in CP-6 <sup>dip after predip (for 2 min)</sup> has no pyro - Condensate - CP-6 attaches the pyro.

On one wafer 2 min CP-6 corresponds to B penetration.

—  
Plan:

Ornith


Why difference in regrown oxides.

More on how in oxide damaged after growing.



Who is going to do the equivalent on P? (see JPF first)

Sah:



Consider:

in Si: impurity redistribution  
 (surface) state  
 (bulk) state

in  $SiO_2$  - composition

Metal - work function difference

Hermann from thermodynamic theoretical analysis calculated the  $k = \frac{C(Si)}{C(SiO_2)}$  for the various impurities.

	Al	B	Ga	In	As	P	Sb
$k$	$10^3$	$10^{-3}$	$10^{-3}$	$10^{-3}$	$10^{-3}$	$10^{-3}$	$10^{-3}$
$\downarrow$							
$10^{-3}$							

Attala tried to confirm these results — and did. — We disagree on B, Ga, In.

From the reionization analysis of one or very heavily doped states ( $\sim 10^{19}$ ) we confirm  $k \sim 10^{-3}$ .

Consider the sandwich from the energy band point of view.

Analysis techniques: 1. Very shallow diffused junction to get profile in Si;


$$C = \frac{KE_0}{W}$$

$$Q = \int_0^W N(x) dx \quad C = \frac{dQ}{dV} = \int \frac{dW}{dV} N(W)$$

$$N(W) = -\frac{C^3}{KE_0} \frac{dV}{dC}$$

## 2. M-O-S capacitor

Consider  $C_{ps}$  — majority charge cap




$$V_{app, ps} = V + \Delta \psi_s$$

insulation drop in Si

$$C = \frac{dQ}{dV_s}$$

$$Q = \int_0^L [C_p - n + N_D - N_A] dx + N_t f_{t,bulk} + (N_t f_{t,surface}) dx$$

fraction injected




Shaw  
 Herzer  
 Gharib  
 Wheeler  
 Sah  
 Tada  
 Shishibuchi  
 Wenzel  
 Deal  
 Dumin  
 Lytle

Wannier  
 Bitter  
 Feynman  
 Sah  
 Leistker  
 Kibell  
 Flint


This can be solved if  $N_T$  (surface) is constant neglected.

Consider a high voltage




$$\therefore C = \frac{C_0(C_p + C_m)}{C_0 + C_p + C_m}$$

At high frequency,  $\gg$  regeneration rate,  $C_m$  will not be right



OR, If the oxide is leaky, one gets a depletion-type situation and gets the capacitance of a reverse biased junction



138 5/2/63 - Channels, etc, cont.

Leitbloo: Outdiffusion of PB Ga In


Ox. conditions

$$T = 1250$$


$$t = 2, 15 \text{ hr}$$

dry  $O_2$ , wet  $O_2$ , steam +  $O_2$

P.




The measured  $C$  from the  $C$  in  $\sim 2X$  or high as from 4-pt probe.



Fitting Attala's eqn, set  $\sim 7 \times 10^{15}$  for  $C_0$ . Let  $k \sim 12$   
for steam +  $O_2$ .

Ga also out-diffuses in  $O_2$ , but definitely more in  $N_2 + H_2$ , wet to correspond to  $O_2$  oxidation rate.

In Out diffuses, ok.



i.e., all strongly n-type surfaces.

Drove: for MOS capacitance

Three approximation of  $C_S$ :

1.  $N_D - N_A + p - n$  (Can't find charge, no val. leaky)

2.  $N_D - N_A + p$  (electron can't follow)

3.  $N_D - N_A$  (leaky oxide)

2 & 3 sum them together.

Assume effective surface state charge.

1. SS

2. A correction for effect of bending by out diffusion.

$C/C_{ox}$

Match this with  $C/C_{ox}$  vs  $V_G$  experimental data.

$$V_G + \phi_{SO} + \gamma_D Q_{SS}$$

read off  $\phi_{SO} + \gamma_D Q_{SS}$

With other curves, get to  $\phi_{SO}$

2. Field at surface

3.  $Q_{SS}$  effective

4.  $V_g$  for surface inversion

Deal:

various oxides compared

not oxides varied, but all showed dry oxide, were uniform, but didn't go back up  
polygate next to poly gate  
anodic showed a sawtooth characteristic of 2

The dielectric constant as all over the map. Only the dry  $O_2$  agree well with the fixed Si-O<sub>2</sub> value

140 May 6, 1963 - Thin film resistors - Planning meeting  
ref. p.113 (4/4/63)

On question from last time:

1. NiCr + Ta sputtered film - no results yet.
2. A couple of runs of NiCr at ~~high~~  $< 100$  S/D (30-90) seem to show the same range of percentage variation during alloying.
3. The double masking to avoid the alloying cycle has not really been done yet.

My evaluation of the status of Nichrome films:

At present they are useful only if a  $\pm 50\%$  variation in the un-adjusted resistors can be used. In that case ~~they are good~~ the ratios are significantly better, although I'm not sure how close.

The FCC films are Ra 90%, Pt 10%. They drop  $\approx 20\%$  to  $\frac{1}{4}$  or  $\frac{1}{5}$  during aging in air. They do, however, have several K.S.D./D.

On Ta - Nobody talks about one kind of T cycle. Everybody, however, include a thermal aging step.

There is a strong indication that the Nichrome films do not vary randomly, but change abruptly. It seems possible to run a test batch to determine how the system is behaving and then adjust the monitor value accordingly.

Heinz Ruegg will run Nichrome with this test wafer method.

We will borrow a mass spectrometer to try to tie down the effect of residual gas. If it tracks things down, we'll fix one.

We will also try to see why film vary.

- a) substrate
- b) Chemical composition
- c)  $\mu$  structure.

P-140  
5/1/63

Table III

Mean res. change & TCR for different alloying ambients  
(2 min 580°C in clean furnace). Film evap. from  
NiCr wire. Substrate temp. 350°C.

Run#	cool down in air		10 min cooldown in N <sub>2</sub> or Ar	
	alloyed in N <sub>2</sub>	Ar	all. and cooled in N <sub>2</sub>	Ar
63	-4%	+250	-4.8%	-8%
64	-16.8%	+160		-19.9%
65	-18%	+358 ppm	-13.4% +380 ppm	-20.8% +410 ppm
66	-21.3%		-12.4%	-19.2%
				-24.1%

(Previously all changes were + instead of -)

Table IV

Mean res. change for alloying in clean furnace  
and in standard furnace. Film evap. from NiCr wire.  
substrate temp. 350°C.

Run #	Standard furn. 2 min 580°C, N <sub>2</sub> , cool in air	Clean furnace, 2 min 580°C, N <sub>2</sub>	
		cool in air	10 min cool in N <sub>2</sub>
69 (5 min cure at 650°C in vacuum)	+19%	+19%	+27%
70 (no cure)	+3%	-3%	0

P-140  
5/6/63

Table V

Res. change of films on different substrates.  
(2 min 580°C N<sub>2</sub> alloying. Evap. from Nich. wire,  
substrate at 350°C)

Run #	Cooling in air after all.		cooling in N <sub>2</sub> for 10 min.	
	Si-SiO <sub>2</sub> -wafer	micr. glassslide	wafer	slide
68	-4%	sl. 1 +5% sl. 2 -12%		
72 <sup>clean</sup> furn	-19%	+ 22%	- 21%	- 7.5%
73 <sup>stand.</sup> furn.	+ 4%	+ 6%		

Table VI

Res. change for different alloy temperatures.  
(Evap. from wire; substrate at 350°C; 2 min in N<sub>2</sub>,  
cooldown in air; stand. furnaces)

Run #	Alloy T →	550°C	565°C	580°C
71		+ 4 %	+ 2 %	+ 7 %

a) Q. Is a "real" substrate equivalent to a freshly oxidized wafer?  
 Hennig Ruegg will answer this one.

b) Q. We know that contact resistance does not bother us in the 2-3 k $\Omega$  resistor range. What is the influence of contact resistance? We will design a universal contact resistance measuring probe that allows a definitive statement of what the contact resistance is.

c) Q. What physical phenomena correlate with the changes?

Can measure R

$dR/dT$   
 Hall effect  
 Angler from ellipsometer  
 electron microscope  
 ... diffraction

d) Q. What process variable control?

The mass spectrometer is our best bet.

For the Ta work

→ 1. "Duplicate" an existing capability on ceramic - get a test vehicle from D.D. that they could use.

Hennig will supply test vehicle.

2. Track down problem ASAP

Jim has a program laid out on wafers and will send a copy to us.

The Alexion now looks usable at 5 k $\Omega$ /F $\square$ . By vacuum alloying and anneal to recrystallize, data looks pretty good with  $\sim \pm 30\%$  or better. Ready for a Dev. Dev. test vehicle.

Downgrade Committee for now, although possible for ceramic substrate

## 142 Project Review - Digital Integrated Circuits

On the epi  $\mu$

Cum yield (tot) > 50%

Last wafer die out = 17%

12,000 hr (25 units) @ 200°C storage - 2 failures

-(Almost the whole lab)  
me. JPF, UHG, CTS, WV, HP, RR  
and 8 JPF people (Craig, Tom, Eric, Tony, Scott, Mike,  
Schmidt, Dennis, Michael, Jim, Weston)

1. Scratches

2. "Vanishing metal" open. (Also had a scratch)

32,000 hr bin op @ 125°C @ 4X regular power

More than a little problem with drift of units of originally high leakage. Faris does not think that it is channels.

In order to eliminate the "vanishing metal" problem, M.U. has stopped working.

About  $\frac{1}{2}$  of M.U. failure are channels across the insulation. They had high V/I and long insulation diffusion. We have not seen the problem up here. They are dropping V/I ASAP.

~~Senton~~ Senton is running the B, P, F, C deal.  
Mtn View is fixing up their rotary reader.

Kit. Components

Transistor: KTA (10 ma)

KTB (4 KTA)

KTC (Matched pair of xistor, somewhat larger emitter)

KTD (- to 100 ma)

also making an relatively high p material 1-1.5  $\mu$  cm.

Resistors:

R-1 } R-2 } The old gal makes two more old

Senton laying out new masks.

epi bulk,

A test vehicle to compare 0.5, 1, 2, 6a, FET, resistor is in the mil.

Diode:- Are the multiple emitters of a KTA.

*Future process work:*

1. There is an anomaly in the storage time - range 8-30 ms on a run basis. Reason unknown, but it looks like a problem in keeping the  $T_A$  in.

We are presently running 10-14 msec. JPF think that possibly with better thickness control and higher  $T_A$  we can get them all < 10 ms.

2. Epitaxy - 1. good control for min isolation
2. Opt. oxide - profile?
3. What do we need on eoc contacts? - Potential step reduction,  
~~straight~~
3. Straight n<sub>j</sub> reduction

As soon as these are tied down, we feel that our technology is that which we must ride with.

A major problem looks like probing of dies. It starts to look impossible.


Cht Form: - Farina

Copy review


A lot of people have  $T^2 L$ .

PSI is making

Sylvania advertised briefly., then changed it into a non-set NAND




Silicon - non set clock needed



	$T_{PD}$	Pd junction (#)		
epi $\mu$ L	10-14	15	15	
Sylvania	12-15	10	10	
(dieNAND) Signetics	20-30	6	10	
(very small $\frac{1}{2} \times \frac{1}{2}$ inch) silicon	12	5-6	13	
FSC DTL	10	5-6	13	
MECL	3.5	35		
FSC, In Power Farina (an)	30	3	10	
DCTL -3	8	15	10	
CML H1	5-6	15	20	

Model MECL



- We modified to :
1. put E-follower on input to save standby power
  2. added current source

Ours is not very powerful logically - various function as difficult

The mask is just about ready to be cut for our new CML gate.

What are the requirements for our next family of digital circuitry?


1. No DCTL
2. Highest possible speed (or low power at reasonable speed)
3. Powerful logical capabilities including a do-able binary.

Porter points out that by using segmented DCTL for low power looks good.

Mic. devices.

PNN shift register - Don Faria has reservations about our objectives. It has delay line capabilities, however.

Price:



The clock pulse must be properly phased.

This is evidently useful only for some extremely specific use of a register. Arguments against it are ones of compatibility.

Power modification goes to diffusion and an epitaxial growth - back to p+L processing. The only advantage is size.



INTERNAL CORRESPONDENCE

RECEIVED

MAY 7 1963

GORDON E. MOORE

## FAIRCHILD SEMICONDUCTOR

A DIVISION OF FAIRCHILD CAMERA AND INSTRUMENT CORPORATION

TO: G. E. Moore ✓  
V. H. Grinich  
  
FROM: J. P. Ferguson  
  
SUBJECT: Agenda for Digital Integrated Circuits  
Project Review

DATE: May 6, 1963

CC: Section Heads  
D. E. Farina

Status of Epitaxial Micrologic (15 min.)

- a. Mt. View status
  - 1. Characterization
  - 2. Process differences
- b. Life tests
- c. Kit parts

Future Process Work (15 min.)

- a. Oxide/metal improvement
- b. Epitaxy
- c. Size reduction
- d. Resistors


Circuit Forms

- a. Competitive evaluation
- b. High speed
  - 1. CML - straight and differential
  - 2. Improved DCTL
  - 3. Binary implementation possibilities
- c. Low Power
  - 1. Non-saturating NAND
  - 2. DCTL
  - 3. Binary implementation possibilities


Miscellaneous Circuits (30 min.)

- a. PNPN registers
- b. Diode converter and diode matrices

so Rudi papers a chip like




- giving



which then gets designed to something "horribly complex" using p-type MOSFETs with multiple nodes and even a Zener diode.

As near as I can see this whole area of digital integrated circuitry is badly up in the air. I have no  
 a) understanding  
 b) confidence in  
 our layout of programs.

Diode matrices: - This is still alive!



also trying complement.

Try to kill Karnaugh by hand.

If this goes on, it shall have an object. Can get a Binary-David Conversion,  
 $30 \times 40$  mils.

For some reason that escapes me, there is a strong effort to make everything more complicated in order to fit it into the  $\mu$ L processing exactly.

Dick 5/7/63  
General discussion on phone on Xducers:

VHG Peacock  
J.K. Dick phone

Phone control limitation: drift (long term) - thermal hygroscopic

Low level (a relatively long existing market) 0-50mv

High level (new & small market) 0-5v - Telemetry

We were 1<sup>st</sup> and had excellent vibration characteristics

The low level stuff should be 350 or bridge

Should be 100 - 5000 lb/in

30 - 130 °F ± ½ %

Need for extend T range, the rest is tough

-65 - 250 °F

Neds .01% /°F - if .005, then real competition.

People are pushing for 1/2% O-offset; now take 3%.

High level one

Works on unregulated power, 24-32 v

Single end countable (is isolated)

5v out

Can be as bad as 1/2% on control linearity - hygroscopic.

Short calibration

1000 or output impedance.

Must take a hell of a beating

-65° - ~200 °F

Must be < \$1000, pref ~ \$700.

The high level market is atg  $\approx$  1M\$/year

As far as Gore is concerned, no-one is interested at all in anything but 0-50 mv or 0-5v. "The guy that chose 250mv must have had a gun on his shoulder".

A 0-15 lb wet-wet differential would be a world beater.

1. FDR will check possibility of a replacement front door.
2. " " " " a different canal. He will get Moore's recommendations.
3. I will investigate channel of he can build ~~one~~ one in a finite amount of time.

"If we can spend \$15k to get on the air reliably, we will be happy to have a panel tech to write manual."

102723965

