

Final Report

HARDWARE FOR A THREE-DIMENSIONAL DISPLAY

APPENDICES

Contract XG-2972

Between the United States Government

and

The President and Fellows of
Harvard University

Submitted to

Norman Prince

Contract Officer

Associate Professor Ivan E. Sutherland

Principal Investigator

August 1968

Final Report

HARDWARE FOR A THREE-DIMENSIONAL DISPLAY

APPENDICES

Associate Professor Ivan E. Sutherland

Principal Investigator

August 1968

APPENDIX 1
A Clipping Divider
(Thesis)

A CLIPPING DIVIDER

A thesis presented by
Robert Fletcher Sproull
to the
Committee on Applied Mathematics
in partial fulfillment of honors requirements
for the degree of
Bachelor of Arts

Harvard College
Cambridge, Massachusetts

13 May 1968

I. INTRODUCTION

This paper outlines a hardware technique designed to streamline some of the more complicated and time-consuming computations required for computer displays. The hardware is capable of performing operations on each piece of input data before it is displayed. Using this equipment, changes in the view of the data presented on the display can be made in real-time by altering parameters of the hardware operations rather than by changing the input data. Thus considerable computer time is saved by using the hardware features. These processes are capable of producing perspective views of three-dimensional data and of displaying a specific portion of the drawing defined by the input data.

For many computer graphics applications, the size and resolution of conventional displays is inadequate. We can, however, avoid screen-size limitations by storing information in page coordinates with a range several times the actual screen size. A portion of this page drawing, defined by a window on the page, is selected to display on the scope. The items within the window are mapped onto a portion of the display screen, called a viewport on the screen. This allows the scope screen to be partitioned into several viewport regions, each with different views presented.

This thesis describes a special piece of hardware, the clipping divider, which decides what part of a line, if any, is visible in the window. It then maps the visible portion of the line onto the viewport region. Typical

software implementations of this process for the PDP-1 computer require 5-7 ms. of processor time per line. Such a long computation time is acceptable if the display file is to be composed only once, but if the window and viewport dimensions are changing frequently, the computation time is excessive. The hardware implementation presented here will average 8 μ s. a line and will not infringe upon central processor time.

The flexibility of the windowing operation permits savings in data storage as well as computation. The same data set used for internal processing can also be used directly for display. This eliminates the necessity of a display file, and thus represents a saving in storage and in computer time required to pack the display file. Since screen size is a parameter of the windowing operation, we are not limited to use of standard 10-bit displays.

The design of the clipping divider described here makes use of a new functional unit, the proportional divider. The clipper hardware contains eight of these units which are appropriately connected and controlled to accomplish the window clipping and viewport mapping operations. We have found that the use of proportional dividers is not limited to these two graphics applications. Other possible applications include a device to perform matrix multiplication, matrix division, and other linear vector computations.

The major work of this thesis was the specification and design of the logic to control the eight proportional dividers

in the clipper. The control unit includes about 25 flip-flops and 530 logic gates, wired in 3 card cages. The wiring is specified by 35 size C drawings. The control has been constructed and has passed static tests. It has not yet been tested at design speed with the proportional dividers.

The clipping divider described here is part of a larger project designed to produce three-dimensional perspective views through a special headset. The wearer will have the illusion of viewing a three-dimensional image. The user's head position is accurately measured and used to compute the changing view as he moves his head. Data appropriate to the view are presented to the clipper, which "clips" the lines to the boundaries of the user's viewing region, and does the division required to produce a true perspective view. The lines are then displayed to the user through a head-mounted CRT and appropriate optics.

The configuration of the complete system is shown in Figure 1. The operations of the various units are as follows:

1. The channel is the communicator between the central processor and the three hardware units. Instructions are fetched from the central memory, and appropriate data and control signals are passed to the three computation units. The exact operations of this processor have yet to be specified.
2. The matrix multiplier, not a part of this thesis, performs a matrix transformation on three-dimensional page information provided by the channel. It is capable of multiplying a four-vector by a 4×4 matrix which is stored

in hardware registers. The resulting four-vector is passed to the clipper or back through the channel to the computer. The multiplier may thus function as a driver for the clipper, or as a fast means of 4×4 matrix multiplication.


3. The clipper performs the three-dimensional windowing and viewport mapping operations, and prepares values of line endpoints in scope coordinates for the display generator.

4. The display generator is merely a line-drawer. For standard two-dimensional use, it will drive a conventional 10" CRT. For three-dimensional use, the head-mounted CRT will be attached. If the central processor feeds the correct matrix to the matrix multiplier, the view presented to the user should correctly reflect his head motions.

II. THE CLIPPING PROCESS

The purpose of the clipper is to decide which parts of a line in space coordinates are within the user's viewing region. It then computes the perspective view of any visible line segments.

The clipper requires that data about line endpoints be specified in the eye coordinate system. This coordinate system determines the user's viewing region:



Any lines which pass through the volume of the rectangular prism are visible to the observer.

The conversion from page coordinates stored in memory to eye coordinates is performed by the matrix multiplier.

The matrix transformation consists of three operations:

(1) establish the view position, (2) establish the view direction, and (3) establish the scale of the eye coordinates x' , y' , and z' .

$$\begin{bmatrix} x & y & z & 1 \end{bmatrix} \times \underbrace{\begin{bmatrix} \text{Translation} \\ \text{Rotation} \\ \text{Scale} \end{bmatrix}}_{\text{Matrix stored in matrix multiplier.}} = \begin{bmatrix} x' & y' & z' & 1 \end{bmatrix}$$

Input data in homogeneous coordinates.

Matrix stored in matrix multiplier.

Data passed to clipper.

The scaling function of the transformation matrix has special significance. The head-mounted CRT optics assume a viewing angle α of 40° . Thus a point is within the viewing region if

$$\begin{aligned} |x'| &\leq z' \tan \alpha/2 \\ |y'| &\leq z' \tan \alpha/2 \\ z' &\geq 0 \end{aligned} \tag{1}$$


For computational convenience, z' is scaled by the factor $\cot \alpha/2$, so that we may rewrite the conditions as

$$\begin{aligned} |x'| &\leq z' \\ |y'| &\leq z' \\ z' &\geq 0 \end{aligned} \tag{2}$$

If a point is within the viewing region, geometry shows that its perspective projection onto the scope can be computed by:

$$x_{\text{scope}} = \beta \frac{x'}{z'} \quad y_{\text{scope}} = \beta \frac{y'}{z'} \tag{3}$$

where the constant β is absorbed into the matrix transformation.



In practice, the clipper does not make decisions about actual points in or near the viewing region, but about lines as described by their endpoints. Some lines will not pass through any part of the view region, and some will lie entirely within that region. In the cases where only part of the line passes through the viewing region, the clipper must compute the information necessary to display the visible line segment.


The various distinct cases presented to the clipper are shown in Figure 3. If both endpoints are already within the window boundaries, as is shown in (a), the clipping process need not be performed, and we may proceed directly to the perspective division. If both endpoints are off the screen, but on the same side of the window, the clipper is capable of announcing immediate rejection of the line, as in (d). If, as in case (d), the x' coordinate values of both endpoints are to the right of the right-hand edge of the window, no points along the line can possibly fall within the window. Cases (b), (c), and (e) permit no immediate decisions, and require further computation.

The computation used to determine the intersections of the line and the edges of the window involves calculating the coordinates of the midpoint of the line in x' , y' , and z' coordinates, and examining the midpoint coordinate values. We note that half of the line still intersects the window boundary, and half does not. The second half of the line is "thrown out" by placing the midpoint coordinates in the registers holding the "thrown out" endpoint coordinates. The step is repeated, taking the midpoint of the "new" line, and so forth until the "endpoints" coincide at the intersection point. This process must be performed twice to discover both intersection points. In the clipper design, we perform these two operations in parallel in order to achieve high speed.



This algorithm solves the situations of Figure 3 (b) and (c). If one endpoint is originally in the window, the clipper box searches for only one intersection of the line and the window boundary. When the clipping process is complete, the points of intersection, N_f and P_f , are guaranteed to be in the window. If an endpoint was originally in the window, then the resulting answer is merely that endpoint.

Lines which fail to intersect the viewing, such as Figure 3 (e), are rejected by the clipping process. This is accomplished by defining regions of absolute failure:



If any computed midpoint falls within the shaded regions, the line is rejected. Note that the regions defined for lines with positive slope are different from those for lines with negative slope.

We now wish to perform the perspective division suggested by (3), and map these points onto the CRT screen using viewport dimensions supplied by the central processor (Figure 2d). We have the points N_f and P_f (still with z' information):

$$N_f = (x'_{Nf}, y'_{Nf}, z'_{Nf}) \quad P_f = (x'_{Pf}, y'_{Pf}, z'_{Pf})$$

Then, using the viewport dimensions v_{xs} , v_{xc} , v_{ys} , v_{yc} , where the subscripts refer to size and center (see Figure 2), we compute the scope coordinates:

$$x_{Ns} = \left(\frac{x'_{Nf}}{z'_{Nf}} \right) v_{xs} + v_{xc}$$

$$y_{Ns} = \left(\frac{y'_{Nf}}{z'_{Nf}} \right) v_{ys} + v_{yc}$$

$$x_{Ps} = \left(\frac{x'_{Pf}}{z'_{Pf}} \right) v_{xs} + v_{xc}$$
$$y_{Ps} = \left(\frac{y'_{Pf}}{z'_{Pf}} \right) v_{ys} + v_{yc} \quad (4)$$

In each case, the division is guaranteed not to overflow, since the points are in the window. The resulting scope coordinates are passed to the line generator for display.

The case of two-dimensional clipping is almost identical with that of three-dimensional, except that values for the window size and position (which take the place of z' information) are fetched from hardware registers. The mapping scheme is outlined in Figure 8a. Information in page coordinates is examined to see if it intersects the window in a manner similar to the three-dimensional case. Then the coordinates of any clipped lines are mapped onto the scope screen by the same division procedure described above.

III. PROPORTIONAL DIVIDERS

The hardware implementation of the clipping and division procedures is accomplished with units called proportional dividers. Figure 6 shows schematically the basic arrangement, which consists of an accumulator and a shift register attached to a one's complement adder. The adder forms the difference $D = A - \Delta$. Various tests can then be performed on D , A , and Δ , and D is either strobed into register A , or not. Register Δ can be shifted right in one-bit steps.

As a single unit, this configuration accomplishes very little -- it accepts a string of "accept $D \rightarrow A$ " or "reject D " signals. If the test used to generate this string insures strobing A when the signs of A and D match, the string is actually the result of dividing the number in A by that in Δ . Consider using this sequence of decisions to drive another such unit (Figure 7). If this sequence represents the

quotient $Q = \frac{A_1}{\Delta_1}$, and if the bit sequence of A drives unit 2, we have finally in A_2

$$A_{2f} = -Q\Delta_{20} + A_{20} \quad (5)$$

This is precisely the necessary computation for the scope coordinate information,

$$x_{Ns} = \left(\frac{x'_{Ns}}{z'_{Ns}} \right) v_{xs} + v_{xc} \quad (4)$$

The clipping process is accomplished with four proportional dividers ganged together. The A registers contain

the current endpoint coordinates. The Δ registers initially contain the vector which, when subtracted from the A vector, will yield the A vector for the other endpoint. Tests are first made to discover which endpoints, if any, are initially within the window region. Then the delta registers are shifted right one step. When the adder is enabled, the resultant D vector will be the line's midpoint. Then tests are made on the D vector to discover which half of the line should be "thrown out." This decision determines whether the D vector is strobed into the A registers. Then the delta registers are shifted right and the process is repeated until all the delta registers are zero. The A registers then contain the coordinates of the intersection of the line and the window boundary.

These two processes do not exhaust the possible applications of proportional dividers. With slightly altered control circuitry, the divider units can greatly facilitate the problem of two-dimensional display subroutining. The aim is to be able to position instances of the subroutine picture at will on the page. It is particularly convenient to specify the absolute size of the instance, and thus be able to use one subroutine data set for instances of all sizes.

We will assume in the discussion that there are several master pictures (e.g. display data for a transistor, a resistor, or a capacitor), a page picture with subroutine calls to these masters, and a scope display resulting. In three-dimensional subroutining, the mapping may be visualized as:

$$[\text{Master data}] \times \begin{bmatrix} & \\ A & \end{bmatrix} \times \begin{bmatrix} & \\ B & \end{bmatrix} = [\text{Eye data}]$$

Master-to- Page-to-
page transfrm. eye transfrm.

Thus the matrix $A \times B$ should replace the current matrix B in the matrix multiplier. The old matrix B may be placed in a push-down stack save in order to reestablish the old page-to-eye transformation when exiting from the subroutine. Subroutines may then be nested to any depth.

The more complicated two-dimensional process is illustrated in Figure 8b. When the subroutine call is contemplated, the window on the page is defined by W_L and W_R , and the viewport on the scope by V_L and V_R . The subroutine call specifies that a portion of the master defined by M_L and M_R is to be mapped onto the page in an instance specified by the coordinates I_L and I_R . The aim is to provide to the clipper the information necessary to map the master portion directly to a new viewport portion. As shown, the mapping

$$\begin{aligned} W'_L &\rightarrow W_L \\ W'_R &\rightarrow W_R \\ V'_L &\rightarrow V_L \\ V'_R &\rightarrow V_R \end{aligned} \quad (6)$$

will accomplish this task, where

$$\begin{aligned}
 V_L' &= V_C + V_S \left[\frac{I_L - W_C}{W_S} \right]^* \\
 V_R' &= V_C + V_S \left[\frac{I_R - W_C}{W_S} \right]^* \\
 W_L' &= M_C + M_S \left[\frac{W_L - I_C}{I_S} \right]^* \\
 W_R' &= M_C + M_S \left[\frac{W_R - I_C}{I_S} \right]^*
 \end{aligned} \tag{7}$$

where the asterisk means that the maximum absolute value of the expression may not exceed 1. In Figure 8, the expressions exceeded 1, and were replaced by ± 1 , depending the sign of the expression. Thus $W_L' = M_L$ and $W_R' = M_R$ for Figure 8. Each of the quantities in (7) must be computed separately for x and y coordinates. The subscripts s and c refer to size and center; any variable with these subscripts enjoys the relation:

$$\begin{aligned}
 A_C &= (A_L + A_R) / 2 \\
 A_S &= (A_R - A_L) / 2
 \end{aligned} \tag{8}$$

Figure 9 shows a more complicated mapping in which the instance is not entirely contained within the window area. We can simplify the problem by noting that $W_L < I_R < W_R$ (x coordinates), which means that the right instance edge is in the window, and thus

$$\begin{aligned} w'_R &= m_R \\ v'_L &= v_L \end{aligned} \quad (9)$$

We need only compute the other two values, w'_L and v'_R . This is accomplished with the proportional divides given in (7), where we know that the divisions do not overflow.

In practice, the subroutine call places the old window and viewport information on a push-down stack and causes the new values to be computed. Within the subroutine, data from the master picture are presented to the clipper for display, using the new mapping parameters. Exiting from the subroutine involves popping the old mapping information off the stack. Subroutines can thus be nested to a depth limited only by stack storage.

IV. CLIPPER ORGANIZATION

The clipper hardware consists of eight proportional dividers, miscellaneous data paths for transferring data to appropriate registers, and extra storage registers for holding window, viewport, and "old endpoint" coordinates. The data paths are all 20 bits wide to provide 18-bit resolution with round-off and overflow information. The control for the clipper is designed as a separate unit.

The complexity and quantity of data paths do not facilitate construction, but are required for parallel operation. The complexity of the data paths affords considerable flexibility: data can be inputted in absolute coordinate format, relative coordinate format (vector increments), or center/size format (facilitating instance positioning in two-dimensional subroutines). Input can be 72 bits wide from the matrix multiplier or 18 bits wide from the channel. The extra registers have enough storage to be able to perform the new window and viewport computations without stopping to input more data.

Figure 10 shows the actual arrangement of registers. In use, the data pertaining to one endpoint are processed in the top four dividers, and those pertaining to the other endpoint in the bottom four. The dividers are ganged four across for clipping and in two 2-divider units for the perspective division and the two-dimensional subroutines operations. The couple-by-two and couple-by-four conditions are switched by the clipper control.

The tests which determine whether to strobe the divider accumulators are implemented by the control. During division, testing logic is attached to the "master" unit, and the decision is issued to both master and slave. For clipping, the appropriate tests are implemented using signs of all four delta's and all four computed midpoint coordinates (D's). The delta signs must be tested since the regions of failure vary according to the direction of the line segment under test.

The hardware implementation of the clipping algorithm does not follow exactly the description of Section II. The question "Is the midpoint on the same side of the window boundary as the A vector?" is difficult to answer without elaborate and slow register comparison logic. The process is altered slightly, as described in Appendix I, to simplify hardware design. In addition, there are several coordinate transformations contained within the clipping procedure to change the question "Is A greater than Δ ?" to "Is $A-\Delta$ greater than zero?", since the latter involves only a test of sign bits.

V. CLIPPER CONTROL

The main work involved in this thesis was the design of the clipper control logic. The control drives some 60 enable and strobe signals required by the data logic, and responds to about 100 sign bit tests which are generated in the data section. The requirements of the control are:

1. It must handle communications between the clipper and the other processors of Figure 1.
2. It must provide the proper enable signals to the adder buses based on the configurations desired. These include the ability to input data, fetch data from storage registers, enable the proportional dividers, etc.
3. It must implement all the tests which drive the proportional dividers, based on sign bit tests from the data section. Appropriate strobe pulses are then prepared.

All these operations are performed in response to a "directive" word which is received with each service request. The directive may specify the following operations:

1. Fetch data from clipper registers.
Microcoding designates the registers requested, and the output format desired.
2. Input data to clipper registers.
Microcoding specifies the registers involved and the input format (e.g. absolute, relative, center/size).
3. Input data and "box."
This inputs new master and instance information, and then performs the two-dimensional subroutining operation, leaving the new window and viewport values in the appropriate clipper storage registers.
4. Input data and "clip."
This is the standard clipping process. Many variants may be specified in the microcoded portion of the directive:
 1. Two-dimensional (use window size stored in clipper), or three-dimensional (use z' information provided).
 2. Minimum effort mode. This allows the clipping process

to proceed only as far as necessary to establish whether the line presented for clipping intersects any part of the window. This has applications in a particular hidden-line removal scheme and in coincidence detection with stylus input devices such as the Rand Tablet.


3. Curve mode. Lines with negative z' are accepted. This is equivalent to dropping the rule $z' \geq 0$ from the conditions (2).

In order to control these processes, twenty "states" of the clipper control are defined, as shown in Figure 11.

The progression of steps required for a standard clipping operation such as Figure 3 (b) is shown in heavy lines.

Figure 12 shows a block diagram indicating the sources of the control signals. The bus enabling signals are driven by logic connected to the state flip-flops. Strobe pulses are made up from test results and state information. The next state is determined from tests and the present state information.

The time spent in each step is determined by the complexity of the functions performed during that state. States last either 150 ns. or 300 ns., depending upon the time required for data buses and adders to settle. Thus the wait and output states may be short, but the clip state is long since the adders must settle. A typical long cycle might be partitioned as follows:



1. New state transition.
2. Enable signals to adder buses.
3. Buses settled.
4. Adders done (80 ns. add).
5. Tests done.
6. New state determined, as well as strobes.

This feature is implemented by inhibiting one clock pulse for a long cycle.

The control is also wired to handle the "curve mode" operation. This special feature allows three-dimensional information with negative z' values to be processed. In physical terms, the line in question is behind the observer, but parametric generation of three-dimensional space curves produces the three-vector (x', y', z') with the understanding that the point's perspective position is to be


$$\left(\frac{x'}{z'}, \frac{y'}{z'} \right)$$

which can still be on the screen, even if z' is negative, as long as

$$\begin{aligned} |x'| &\leq |z'| \\ |y'| &\leq |z'| \end{aligned}$$

In curve mode, if z' coordinates of both endpoints are negative, both are complemented, and the clipping process is begun.

Upon completion, the control returns to the idle, or wait state. If either endpoint has negative z' , but not both, the clipping process is attempted twice, once using complemented values, and once using true values. The double clipping is required for lines such as:



In this case, the clipper outputs two lines to the line drawer.

APPENDIX I

A more precies definition of the clipping process is as follows:

We define two vectors $\overline{\Phi}_N$ and $\overline{\Phi}_P$ by the Boolean:

$$\overline{\Phi}_{\alpha} = \{(x_{\alpha}' - z_{\alpha}' > 0), (x_{\alpha}' + z_{\alpha}' < 0), (y_{\alpha}' - z_{\alpha}' > 0), (y_{\alpha}' + z_{\alpha}' < 0)\}$$

Then if the intersection $\overline{\Phi}_N \cap \overline{\Phi}_P \neq \emptyset$, we announce that the line is outside the viewing region, as in Figure 3 (d) where $x_P' - z_P' > 0$ and $x_N' - z_N' > 0$. If both vectors $\overline{\Phi}_{\alpha} = (0, 0, 0, 0)$ then we announce that both endpoints are inside the viewing region, and proceed to the perspective division.

In many cases, such as Figure 3 (b), (c), and (e), the decision is not as simple. Consider the directed line segment \overrightarrow{PN} in Figure 4. Neither N or P is inside the window. We form the differences

$$\Delta_{Px} = x_N' - x_P' \quad \Delta_{Py} = y_N' - y_P' \quad \Delta_{Pz} = z_N' - z_P'$$

If any fixed proportion of these delta values is added to $P = (x_P', y_P', z_P')$ we obtain a point along the line \overrightarrow{PN} . If we add the full delta values, we find the other endpoint, N, which is not in the window. In this case, the delta registers are shifted right one step and the process is repeated. This time, as the delta values are added to the coordinates of the point P, we find the midpoint of \overrightarrow{PN} , P_{tl} . In fact, P_{tl} is in the window, and the $P = (x_P', y_P', z_P')$ is replaced

by $P_{t1} = \{x'_P + \Delta_{Px}, y'_P + \Delta_{Py}, z'_P + \Delta_{Pz}\}$, where the delta values are the current (shifted) values. The deltas are then shifted again and the process repeated. When the delta registers all finally reach zero, we are at the point P_f , the desired answer.

Note that the third midpoint P_{t3} was in the "prime test failure region" (defined here as $x'_P - z'_P > 0$ or $y'_P - z'_P > 0$) and the coordinates of P_{t2} were not replaced by those of P_{t3} . The next trial, P_{t4} , was successful. The same process is done (simultaneously, but independently) for the directed segment \overrightarrow{NP} , yielding the point N_f as the final result.

The case of Figure 3 (e) is somewhat more difficult. Rejection cannot be announced on the basis of Φ vectors, but is discovered only after several clipping steps. Figure 5 defines another region for the directed segment \overrightarrow{PN} , the "secondary test failure region." Point P_{t1} fails the prime test, and also fails the secondary test ($x'_P - z'_P < 0$ or $y'_P - z'_P < 0$). In this case, any further excursions along the line \overrightarrow{PN} will yield no points on the window, and the line is rejected.

The condition of Figure 3 (b) requires special treatment. The first attempt P_{t0} is indeed the other endpoint M , which is int the window, and satisfies all acceptance criteria. The information is strobed into the P registers, but the P delta registers are zeroed. Thus, subsequent computed "midpoints" are just the point N, and are accepted each time.

SUMMARY:

1. First test

- a. $\underline{\Phi}_N = \underline{\Phi}_P = \{0,0,0,0\}$ \longrightarrow clip done
- b. $\underline{\Phi}_N \cap \underline{\Phi}_P \neq 0$ \longrightarrow reject
- c. otherwise, go to 2.

2. First clip step

- a. Prime test OK \longrightarrow replace P with P_{t0} and zero deltas.
- b. Prime and secondary tests fail \longrightarrow reject
- c. Otherwise, go to 3.

3. General clip step

- a. Prime test OK \longrightarrow replace P with P_{ti}
- b. Prime and secondary tests fail \longrightarrow reject
- c. All deltas zero \longrightarrow clip done
- d. Otherwise, go to 3.

FIGURES

1. Three-dimensional display system configuration.
2. Schematic of three-dimensional clipping.
3. Possible configurations presented to the clipper.
4. Rejection tests used by the clipper.
5. Secondary rejection tests.
6. Basic proportional divider unit.
7. Two proportional dividers ganged together.
8. a. Schematic of two-dimensional windowing and viewport mapping.
b. Two-dimensional subroutining, case 1.
9. Two-dimensional subroutining, case 2.
10. Schematic of register arrangement, clipper data.
11. Flow diagram of clipper control states.
12. Block diagram of clipper control.






FIG. 1



b. EDGE
VIEW



d. SCOPE VIEW








Fig. 3




Fig. 4




Fig. 5




FIG. 6.




FIG. 7.




Fig. 8a.

MASTER

PAGE

SCOPE




Fig. 8b.





Fig. 9.






FIG. 11.






FIG. 12.

APPENDIX 2
Prints for the Matrix Multiplier

DRAWING CONVENTIONS - 3-D DISPLAY

The six block schematic drawings describing the matrix multiplier and the clipper box are drawn with the following conventions.

1. Labeled wires. If the condition indicated by the label is true, the wire will be in the "high" (+5) state. This is true regardless of the circles, etc. that may be included on the wire. Occasionally in the matrix multiplier the subscript L is used to designate a true low level; e.g., FOO(L) means FOO is true when the wire is low.
2. There are only 6 legal logic symbols:



3. Circles may be sprinkled at the ends of wires to suit the artist. In general, one should try to circle both ends of a wire if you circle either. Thus the choice of  or  depends on the logic driving it and being driven by it. It is not always possible to put circles at both ends of wires.
4. Wires which go to other drawings will end in large circles and be given a label. Such wires may go to more than one other drawing. Not all such wires follow this convention, but the context of those which do not should make the meaning clear.
5. Wires which go elsewhere on this drawing will normally end in an arrow, generally pointing to where the other end of the wire is.
6. Nomenclature. The bits of registers are numbered with the PDP-1 convention, that is with the most significant bit as subscript 0, the least significant bit as subscript 17, generally. Because some registers are extended further to the left, additional left bits are labeled subscript e1, e2, etc. Additional bits to the right of the register are labeled subscript 18, 19, etc.

Matrix Multiplier

Introduction

The matrix multiplier is a digital multiplier that will multiply a four-element vector by the sixteen terms of a four by four matrix. Each 18 binary bit element of the input vector is presented in turn, and four resulting products are accumulated to provide the four-element result vector. This result vector is then read out term by term. Although an interfacing control unit could be constructed to work with any memory unit, the one currently used at Harvard interfaces the PDP-1 computer. It uses the normal I/O buss but a faster interface and control unit is contemplated. There follows first a discussion of the general hardware capability, and then the programming necessary to accomplish this.

Number Representation in the Matrix Multiplier

The number representation implemented is exactly that of the currently used PDP-1. The Identity Matrix will be represented by setting diagonal elements to 377777. This causes the loss of one bit of precision, exactly the same loss as would be incurred by using 200000 and then scaling up by one.

The matrix product register is capable of accumulating 20 bit sums, which represents numbers in the range $-4 < x < 4$. The control is such that registers report only the sign and the fractional part of the results back to the PDP-1. "Overflow" is defined as the condition in which any matrix product register contains a number with a non zero integer part.

When the matrix box is used for simple matrix multiplication overflow is reported to the PDP-1. Overflow reports only the final size of the accumulated matrix product. Thus, the product of

$$[.8 \quad .8 \quad .8 \quad .8] \quad \begin{bmatrix} .8 \\ .8 \\ -.8 \\ -.8 \end{bmatrix}$$

will not produce an overflow indication even though the intermediate sums may be greater than 1. If overflow occurs, the programmer should scale down one of the matrices he is multiplying and try again.

When the matrix box is used for display, the control passes all 20 bits of the matrix product register to the clipper.

Normalization in the Matrix Multiplier

The registers which store the matrix are capable of shifting to the left. Using this capability, it is possible to normalize the entire 4x4 matrix simultaneously. A normalize instruction will cause the magnitude parts of the sixteen registers to be shifted left until the largest of them exceeds a certain number.

Normalization serves the purpose of making more significance available to the output of the multiplication. The components of the vector being multiplied may be of any value. In particular, they may be as large as 1. Thus the maximum value in the matrix should be less than 1/4 if the output sum is to be less than 1.

Two extra bits are provided in the matrix product register. Thus overflow is not a problem when the output is not being returned to the computer. The matrix elements should be normalized to the largest value less than 1.

There are, therefore, two conflicting requirements for normalization. First, and most important, is the ability to shift left until the three most significant bits of some register are 001 (or 110). This makes the largest value lie in the range $1/8 \leq x < 1/4$. Second, another instruction shift left until the most significant bit of some register is 1. This places the values in the range $1/2 \leq x < 1$.

Programming the Matrix Multiplier

The matrix multiplier (m. m.) and clipper are very simply interfaced to the PDP-1. The PDP-1 IOT instruction provides the directive, and the data is provided on the PDP-1's IO buss. Normally the m.m. AC output is hooked to the clipper input. The PDP-1 can monitor this link, either reading m.m. output, or setting the clipper input.

Both the clipper and the matrix multiplier require a 6 bit directive (control instruction) and an input data word (18 bits for the matrix multiplier and 36 bits for the clipper). The interface contains three registers to hold the data and directive (one 6 bit and two 18 bit). Both pieces of equipment contain an inflag and an outflag. The inflag announces to the equipment that there is data and a directive on the line for processing. The inflag is cleared by the equipment upon taking the next data and directive. The outflag announces that the output buss or AC's of the equipment contains data to be unloaded. Neither piece of equipment will undertake further operations until its outflag

has been cleared. These five status signals correspond to the utility bits listed below:

<u>Utility Bit</u>	<u>Status</u>
0	m.m. outflag
1	m.m. inflag
2	clipper outflag
3	clipper inflag
4	m.m. ready flag (Used to determine ready state when m.m. outflag not requested.)

The matrix multiplier (m.m.) six bit directive is coded as follows:

	Bit	0	1	2	3	4	5
Load		1	0	(row)		(col)	
Unload		0	0	(row)		(col)	
Unload AC		0	1	0	0	(col)	
Normalize		0	1	0	1	x	mode
Self Multiply		0	1	1	0	of1	of2
Multiply		1	1	(row)	of	clac	

Reference to Row and Column refer to the internal storage of the m.m. as below:

	Col 00	Col 01	Col 10	Col 11
Row 00	A	B	C	D
Row 01	E	F	G	H
Row 10	I	J	K	L
Row 11	M	N	O	P

Load will put the input data into the m.m. at the position specified by bits 2-5. Unload retrieves the number specified and places it on the output buss. Normalize mode = 0 shifts each element of the matrix left until any element meets the requirement that bit 0 and bit 1 differ.

Normalize mode = 1, shifts each element left until bits 0, 1, 2 differ from bit 3. If bit 3 is the high order significant bit, then no overflow can occur on a multiply. Multiply takes the input data number and multiplies that number by each element of the row specified and adds the product of each multiplication to the associated column AC. If bit 5 is set, the AC is cleared before multiplication. If bit 4 is set, the outflag is raised at the end of the multiply.

For example, if the directive 64_8 were given with the number on the input lines and the matrix loaded into A-P as diagrammed above, the result of the operation would be:

Register:	<u>AC00</u>	<u>AC01</u>	<u>AC10</u>	<u>AC11</u>
Contents:	$(AC00)+Z*E$	$(AC01)+Z*F$	$(AC10)+Z*G$	$(AC11)+Z*H$

The symbol * represents scalar multiplication, + normal scalar addition, and (AC_{ij}) denotes the contents of the particular AC before the operation.

Self multiply needs no data to operate. It is used to automatically generate points in three-space on curves represented parametrically in homogeneous coordinates as $[t^3 \ t^2 \ t \ 1]$. The self multiply consists of a set of operations like the following: Take row 00 of each column, dropping the low order bit, adding the contents of row 01 shifted right five places, and returning the results back to row 00. The rest of the set consists of repeating this process for rows 01 and 10. If oF1 is set, the m.m. will raise the outflag when the AC contains row 00 with the low order bit dropped. If oF2 is set, the m.m. will raise the outflag just before replacing row 00.

A typical sequence of commands to multiply a 1×4 vector by a 4×4 matrix that had already been loaded into the m.m. would be:

<u>Commands</u>	<u>Commands</u>
Put X onto input lines	
Load directive with 61_8	Clears AC, multiplies input lines by row 00, and accumulates in AC.
Put Y/ onto input lines	
Load directive with 64_8	Multiplies input lines by row 01, and accumulates in AC.
Put Z onto input lines	
Load directive with 70_8	Multiplies input lines by row 10, and accumulates in AC.

Commands

Put W onto input lines

Load directive with 76_8

Commands

Multiply input lines by row 11,
accumulate results in AC, set
output flag.

At this point the four AC's can be unloaded to retrieve results.

Matrix Multiplier

Print No.	Date	Title
	7/14/68	multiplier control
3D-1	7/14/68	structural diagram
3D-2	7/14/68	matrix multiplier - dwg2
3D-3	7/14/68	matrix multiplier - dwg3
3D-4	7/14/68	matrix multiplier - dwg4
3D-5	7/14/68	matrix multiplier - dwg5
3D-6	7/14/68	matrix multiplier - dwg6
3D-7	7/14/68	matrix multiplier - dwg7
3D-8	7/14/68	matrix multiplier - dwg8
3D-9	7/14/68	matrix multiplier - dwg9
3D-10	7/14/68	matrix multiplier - dwg 10
3D-11	7/14/68	matrix multiplier - dwg11
3D-12	7/14/68	matrix multiplier - dwg12
3D-13	7/14/68	matrix multiplier - dwg13
3D-14	7/14/68	matrix multiplier - dwg14
3D-15	7/14/68	matrix multiplier - dwg15
3D-16	7/14/68	matrix multiplier - dwg16
3D-17	7/14/68	matrix multiplier - dwg17
3D-18	7/14/68	matrix multiplier - dwg18
3D-19	7/14/68	matrix multiplier - dwg19
3D-20	7/14/68	matrix multiplier - dwg20
3D-21	7/14/68	matrix multiplier - dwg21

Matrix Multiplier



3D-22	7/14/68	matrix multiplier - dwg22
3D-23	7/14/68	master clock
3D-24	7/14/68	multipler control - dwg No.1
3D-24	7/14/68	fast 3-bit adder
3D-25	7/14/68	multiplier control - dwg No.2
3D-26	7/14/68	multiplier control - dwg No. 3
3D-27	7/14/68	multiplier control - dwg No.4
3D-28	7/14/68	multiplier control - dwg No.5
3D-29	7/14/68	multiplier control - dwg No.6
3D-30	7/14/68	multiplier control - dwg No.7
3D-31	7/14/68	multiplier control - dwg No. 8
3D-32	7/14/68	multiplier control - dwg 9.
3D-33	7/14/68	multiplier control dwg 10
3D-34	7/14/68	multiplier control - dwg 11
3D-35	7/14/68	multiplier control - dwg 12
3D-36	7/14/68	multiplier control - dwg 13
3D-37	7/14/68	multiplier control - dwg 14
3D-38	7/14/68	multiplier control - dwg 15
3D-39	7/14/68	multiplier control - dwg 16
3D-40	7/14/68	multiplier control - dwg
3D-41	7/14/68	multiplier control - dwg
3D-42	7/14/68	output buss and lights
3D-43	7/14/68	light drivers
3D-44	7/14/68	adder zero detection


3D-13

timing

	E	C	D	P (POWER SUPPLY CIRCUIT)
1	10870	G7804	10810	G7809
2	10872	G7801	10809	G7810
3	10873	G7809	10870	G7810
4	10874	G7813	10870	G7810
5	10875	G7813	10870	G7810
6	10876	G7813	10870	G7810
7	10877	G7813	10870	G7810
8	10878	G7813	10870	G7810
9	10879	G7813	10870	G7810
10	10880	G7813	10870	G7810
11	10881	G7813	10870	G7810
12	10882	G7813	10870	G7810
13	10883	G7813	10870	G7810
14	10884	G7813	10870	G7810
15	10885	G7813	10870	G7810
16	10886	G7813	10870	G7810
17	10887	G7813	10870	G7810
18	10888	G7813	10870	G7810
19	10889	G7813	10870	G7810
20	10890	G7813	10870	G7810
21	10891	G7813	10870	G7810
22	10892	G7813	10870	G7810
23	10893	G7813	10870	G7810
24	10894	G7813	10870	G7810
25	10895	G7813	10870	G7810
26	10896	G7813	10870	G7810
27	10897	G7813	10870	G7810
28	10898	G7813	10870	G7810
29	10899	G7813	10870	G7810
30	10900	G7813	10870	G7810
31	10901	G7813	10870	G7810
32	10902	G7813	10870	G7810
33	10903	G7813	10870	G7810
34	10904	G7813	10870	G7810
35	10905	G7813	10870	G7810
36	10906	G7813	10870	G7810
37	10907	G7813	10870	G7810
38	10908	G7813	10870	G7810
39	10909	G7813	10870	G7810
40	10910	G7813	10870	G7810
41	10911	G7813	10870	G7810
42	10912	G7813	10870	G7810
43	10913	G7813	10870	G7810
44	10914	G7813	10870	G7810
45	10915	G7813	10870	G7810
46	10916	G7813	10870	G7810
47	10917	G7813	10870	G7810
48	10918	G7813	10870	G7810
49	10919	G7813	10870	G7810
50	10920	G7813	10870	G7810

A PDP-11 CYCLE BY CYCLE COMPARISON






MATRIX MULTIPLIER
PHYSICAL LAYOUT
(CARD SIDE)


PARTIAL STORAGE		ACCUMULATOR ADDER		PARTIAL PRODUCT AND ACCUMULATOR		ACCUMULATOR AND PARTIAL PRODUCT		PARTIAL PRODUCT		ACCUMULATOR		BUSES		3, 2, 1 PLANNER MULTIPLY AND PLANNER MULTIPLY →		6, 5, 4 PLANNER MULTIPLY AND PLANNER MULTIPLY →		9, 8, 7 PLANNER MULTIPLY AND PLANNER MULTIPLY →		10, 9, 8 PLANNER MULTIPLY AND PLANNER MULTIPLY →	
RT809	GT808	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
RT805	GT805	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
RT808	GT808	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
RT806	GT806	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
RT804	GT804	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
RT801	GT801	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
M1	M1	M10	M10	M2	M2	M3	M3	M4	M4	M5	M5	M6	M6	M7	M7	M8	M8	M9	M9	M10	M10
ACCUML	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801	RT801
ACCUML	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801	GT801
RT809	GT809	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
RT805	GT805	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
RT808	GT808	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
RT806	GT806	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
RT804	GT804	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
RT801	GT801	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT802	GT802	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801	RT801	GT801
M1	M1	M2	M2	M3	M3	M4	M4	M5	M5	M6	M6	M7	M7	M8	M8	M9	M9	M10	M10	M11	M11

HARVARD UNIVERSITY
3D DISPLAY
MATRIX MULTIPLIER
Diagram 2

20-2




HARVARD UNIVERSITY
ED DISPLAY
MATRIX MULTIPLIES
DWG 3
SD-3




HARVARD UNIVERSITY
 TD DISPLAY
 MATRIX MULTIPLERS
 DRAWN BY


TD-4


DRAWN BY







HARVARD UNIVERSITY
TELETYPE
MATRIX MULTIPLEXER
DwG 6





HAROLD L. HARRIS - CIRCUIT
30-8
MULTIPLIER
FIG. 8






MAXIMUS UNIVERSALITY
32x32 MATRIX
MATRIX MULTIPLIER
DwG 10

3D-10

SD-II

[PnA II]
MATRIX MULTIPLEX
3D DISPLAY
HARVARD UNIVERSITY



1416
147805


HARVARD UNIVERSITY
30x30 MATRIX MULTIPLIER

3D-12

DWG 12

GT808-A17

CONTINUOUS WITH LEFT SIDE OF MATRIX MUL. DWG 13



HARVARD UNIVERSITY
3D DISPLAY MATRIX MULTIPLIER




3D-13

PGM-13

3D-13


MATRIX MULTIPLIER

3D DISPLAY



CONTINUOUS WITH LEFT SIDE OF MATRIX MULTIPLIER

CONTINUOUS WITH RIGHT SIDE OF MATRIX MULT. Dwg. 13



HARVARD UNIVERSITY
3D DISPLAY
MATRIX MULTIPLIER
3D-17
Dwg. 14


GT808-A28

GT808-A27

GT808-A26

GT808-A25

41 5908 - 625 41 5908 - 626 41 5908 - 627 41 5908 - 628




3D-15
3D-15
HARVARD UNIVERSITY
3D DISPLAY
MATRIX MULTIPLIER


3D-16
DWG 16
HARVARD UNIVERSITY
3D DISPLAY
MATRIX MULTIPLIER

3D-16
DWG 16
HARVARD UNIVERSITY
3D DISPLAY
MATRIX MULTIPLIER


CONTINUOUS WITH LEFT SIDE OF MATRIX MULTI DWG. 17.


CONTINUOUS WITH RIGHT SIDE OF MATRIX MULTI DWG. 15







HARVARD UNIVERSITY
3D DISPLAY
MATRIX MULTIPLIER
DRAW 17
3D-17








HERMANN UHDE
 30 DISPLAY
 INPUTS
 D1020






HARVARD UNIVERSITY
30 WINTON AV.
MATHEMATICAL
DEPARTMENT





HANNAH UNIVERSITY
3D DISPLAY
[UNIVERSITY MULTIPLEXER]
Page 22

CLOCK, QSO - E1




(GT205 - E4

(11102
E2



(GT205 - E4




SYSTEM CLOCKS

HARVARD UNIVERSITY
30 DISPLAY



→ MASTER CLOCK


30-23
(R...M...L)
C/T



HARVARD UNIVERSITY
 3-D DISPLAY
 FIRST 3-BIT DESIGN
 [INJECTION SYSTEMS DIVISION]
 JAMES RICE HULL, JR.-TAK
 1966

DATA INPUT FROM PROCESSOR






HARVARD UNIVERSITY
 3-D DISPLAY
 MULTIPLEXING CONTROL
 [MINT #2]




Handwritten & Printed
 Inputs.

INPUT

to INPUT



Manual Reset
OF, Switch
Shown in V2
Position



MANUFACTURER: UNIVERSITY



Z-D DISPLAY

MULTIPLICIE CONTROL

PROG #5


3D - 26

First Level Drawings &
Central Tim.



DIRECTIVE BITS FROM PULSE POSITION

HARVARD UNIVERSITY
3-D DISPLAY
MULTIPLEXING UNIT




INTEGRATED CIRCUITS
S-O DISPLAY

INPUT/OUTPUT CONTROL
WIRE & S

TRIGGERS

1111

30-28



UNNC(11)

5604(12)

HARVARD UNIVERSITY
50 DISPLAY


MULTIPLEX CONTROL

DATA #


11650 #7


90-29


50 Multiplex Register




Note: small numbers refer to day #6











Note: (i,j)

i ~ Row #

j ~ Column # ~ UNIT#



TO MULTIPLIERS (0, 1, 2, 3)




HANWHA JANUSITY
 3-D DISPLAY
 MULTIPLIER
 (DWG. 3)

Note: (J, K)
 $J \sim (0,1)$
 $K \sim (0,1)$

DWG. 3

3D


36-56




SEL
GND

Note (j,k)
j ~ # in unit #
k ~ #

NEAR-VISION UNIVERSAL
3-D DISPLAY DRIVER
MULTIPLIER
PWR. 14





Note (j,k)
J ~ Column K ~ Unit

MR(0) through MR(17)
SELROW JUNIVERSITY

J-D DISPLAY CONTROL

MULTIPLIER CONTROL


PWU

3D - 37

225

Report 4, for $j = 0, 1, 2, 3$

Logic Gates in Boxes $A_j \oplus B_j$



$A_j \oplus B_j$

IN

process

norm(j) (n2y...j1)

norm(j)

becomes $I13 \wedge j \wedge n = o \wedge l^2$


from
control


$A_j \oplus B_j$


from
control

3D-40

Normalizer & overflow logic
level nets, m_1, m_2, m_3
 $A_j \oplus B_j$ to control.








HARVARD UNIVERSITY
JO DE MEYER

JULY 43.

ENGR. DIVISION



INTEGRATED CIRCUITS
IN DIGITAL CONNECTION
AND REED CONNECTION
DWG 2D-44

APPENDIX 3

Prints for the Clipping Divider


Part 1 Clipper Data Paths


Clipper Data

Print No.	Date	Title
C1	7/30/68	Switch layout and control lines
C2	11/11/67	3-Display clipper card placement
C3		Storage register gating
C4	8/20/68	storage register
C5	8/20/68	window - storage register
C6	8/20/68	viewport - storage register
C7	8/20/68	dn1 register and gates
C8	8/20/68	A and d registers zero detection
C9	8/20/68	c-buss switch
C10	8/20/68	dp1 register and gates
C11	8/20/68	A and d registers zero detection
C12	8/20/68	c-buss switch
C13	8/20/68	dn2 register and gates
C14	8/20/68	A and d registers zero detection
C15	8/20/68	c-buss switch n2
C16	8/20/68	dp2 register and gates
C17	8/20/68	A and d registers zero detection
C18	8/20/68	c-buss switch p2
C19	8/20/68	clipper adder n1
C20	11/3/67	clipper adder p1
C21	11/3/67	clipper adder n2
C22	11/3/67	clipper adder p2
C23	8/20/68	xor detection

Clipper Data


c24	8/20/68	xor detection
c25	8/20/68	xor detection
c26	8/20/68	xor detection
c27	8/20/68	clipper - zero nets
c28	8/20/68	cable connections





NOV 11, 1967


HARVARD UNIVERSITY
3-D DISPLAY CLIPPER
CARD PLACEMENT



$C^* = e, 2, 3, 7, 11, 15$


$14 = 1, 5, 9, 13, 17$

$2* = 2, 6, 10, 14, 18$




* Prime bit designation as noted

Hanmoo University
3-D DISPLAY
Circuit
SP
showable
CH





* STATIC BIT CONFIGURATIONS AS FOLLOWS

Harvard University
3-D Display
Cutter
WINDOW
STATION





* SAME LIST DESCRIPTION AS ABOVE



N.B. BECAUSE FLIP FLOPS ARE REVERSED,
WHAT GOES INTO THE SWITCH IS THE
SAME AS WHAT COMES OUT OF Δ .

HARVARD UNIVERSITY
3D DISPLAY
CLIPPER

$\Delta'1$ REGISTER
AND GATES



Nb. $C_{11} = 0$ Are three lines with
Since pin 16 & 21 is 17. D.G.
THE PNP transistor on this
is having internal "the noise" and
solenoid. Positional
2 - M.A. 2 - C11 2 - 17.


(C8) C11 C14 C17

A AND D REGISTERS

3D DISPLAY



CLOCK

HARVARD UNIVERSITY



REVISED 4NOV67

HARVARD UNIVERSITY
3-D DISPLAY
CLIPPER
C-BUSS SWITCH
NL




SHORT SYMBOL

N.B. BECAUSE Δ FLIP FLOPS ARE REVERSED,
WHAT GOES INTO THE SWITCH IS THE
SAME AS WHAT COMES OUT OF Δ .


HARVARD UNIVERSITY
3D DISPLAY
CLIPPER

Δ^P REGISTER
AND GATES





N.B. C = O ARE THESE LINES WITH SIGN ON THEM 0-5, 6-11, 12-17. BIG C, C NAME = O
 THE FOUR LINES ON THIS DRAWING MARKED "S" ARE NOT IN SOLVENTIC PLASTIC LINE 13 C-13 14-15 15-16 16-17.

HF 8 (C) C14 C17
 FDP1 0, 4, 8, 13, 16
 FDP1 0, 4, 8, 13, 15
 FDP1 0, 4, 8, 13, 17
 FDP1 0, 4, 8, 13, 18
 3D DISPLAY
 CLIPPER
 AND OR GATES
 2ND POSITION NOTS
 HF 8 (C) C14 C17
 HARVARD UNIVERSITY



INPUTS ARE INVERTED, BUSS READS TRUE





SHORT SYMBOL

N.B. BECAUSE Δ FLIP FLOPS ARE REVERSED,
WHAT GOES INTO THE SWITCH IS THE
SAME AS WHAT COMES OUT OF Δ.

HARVARD UNIVERSITY
3D DISPLAY
CLIPPER

ΔN2 REGISTER
AND GATES







INPUTS ARE INVERTED, BUSS READS TRUE

REVISED 4NOV67

HARVARD UNIVERSITY
3-D DISPLAY
CLIPPER
C-BUS SWITCH
- N2
- C5






SHORT SYMBOL

NB. BECAUSE FLIP FLOPS ARE REVERSED,
WHAT GOES INTO THE SWITCH IS THE
SAME AS WHAT COMES OUT OF Δ .


HARVARD UNIVERSITY
3D DISPLAY
CLIPPER

ΔP_2 REGISTER
AND GATES



NB. C * = 0 ARE THESE LINES WITH
 SIGNALS E-5, 6-11, 7-17. Q.C.
 THE FOUR LINES ON THIS
 LINE NUMBER ONE MORE ARE
 SENSITIVE. PLATE LINE RISER
 2-5 LINE NUMBER 14-21, 8-
 11 LINE NUMBER 6-11, 7-17.


HAKUJI UNIVERSITY
 3D DISPLAY
 CHIP PAPER
 A AND D REGISTERS
 Z-EQUATION NOT
 C8 C11 C14 C17



INPUTS ARE INVERTED, BUSS READS TRUE

REVISED 4NOV67


HARVARD UNIVERSITY
3-D DISPLAY
CLIPPER
C-BUSS SWITCH
P2




HARVARD UNIVERSITY
3D DISPLAY
CLIPPER
ADDER N1

REVISED 3NOV87

C19









HARVARD UNIVERSITY
3D DISPLAY
CLIPPER
ADDER N2

REVISED 3NOV67


C21



HARVARD UNIVERSITY
3D DISPLAY
CLIPPER
ADDER P2

REVISED 3NOV17

C22




HARVARD UNIVERSITY


3D DISPLAY
CLIPPER

XOR DETECTION


(C23 C24 C25 C26)




HARVARD UNIVERSITY
 3D DISPLAY
CLIPPER
 XOR DETECTION
 C23 C24 C25 C26



HARVARD UNIVERSITY
3D DISPLAY
CLIPPER
XOR DETECTION
C23 C24 C25 C26



HARVARD UNIVERSITY
3D DISPLAY
CLIPPER
XOR DETECTION
C22 C24 C25 C26



K27

KD006

K13




HARVARD UNIVERSITY

3D DISPLAY

CLIPPER

ZERO NETS

C27



HARVARD UNIVERSITY
3D DISPLAY
CLIPPER
CABLE CONNECTIONS

APPENDIX 3

Prints for the Clipping Divider


Part 2 Clipper Control

Clipper Control

Print No.	Date	Title
CC1	7/30/68	flow diagram
CC2	7/30/68	mechanical layout
CC3	7/30/68	poke conditions
CC4	7/30/68	enable conditions
CC5	7/30/68	poke an
CC6	7/30/68	poke ap
CC7	7/30/68	accumulator poke logic
CC8	7/30/68	poke dn
CC9	7/30/68	poke dp
CC10	7/30/68	poke delta logic
CC11	7/30/68	zero-delta logic
CC12	7/30/68	storage register poke logic
CC13	7/30/68	gate enable logic
CC14	7/30/68	gate enable logic
CC15	7/30/68	gate enable logic
CC16	7/30/68	inequality nets
CC17	7/30/68	clip test nets
CC18	7/30/68	sign match logic
CC19	7/30/68	delta zero functions
CC20	7/30/68	combinational logic
CC21	7/30/68	combinational logic
CC22	7/30/68	combinational logic

Clipper Control

CC23	7/30/68	combinational logic
CC24	7/30/68	combinational logic
CC25	7/30/68	combinational logic
CC26	7/30/68	state flip flops
CC27	7/30/68	state flip flops
CC28	7/30/68	state flip flops
CC29	7/30/68	state flip flops
CC30	7/30/68	state flip flops
CC31	7/30/68	angle detectors
CC32	7/30/68	angle adders
CC33	7/30/68	
CC34	7/30/68	directive input gate
CC35	7/30/68	storage register
CC36	7/30/68	storage register
CC37	7/30/68	state switches
CC38	7/30/68	extra tests
CC39	7/30/68	miscellaneous
CC40	7/30/68	strobe details
CC41	7/30/68	cables



HARVARD UNIVERSITY


3-D DISPLAY

CLIPPER CONTROL


FLOW DIAGRAM

SET OF 7/30/68



WAT	-	FETOR	-	INPUT	BOOK (C-CONT)
INIT	{ X X X X X ACROSS THE LEVELS OF TIME }	DIT LITS	X X X X X DIT LITS	-	-
SORTIMENT	-	-	-	-	COMPLEMENT
EDITE	-	-	-	EDGE	SET YOUR OWN DOWN
LENIT	-	-	-	-	LENIT
CUT L	X X X X X LINES - X X X X X X X X X X	X X X X X (UNION, DIFF)	X X X X X DOWNS, DOWNS, UPS, UPS	-	CUT L
SUP	-	-	-	-	CUPS
ENDSWAP	-	-	-	-	ENDSWAP
DISSWAP	X — X N:N:X T:D:X	X — X T:D:X	-	-	DISSWAP
INIT	-	-	-	-	CENTER
VENIENT	-	-	-	-	VENIENT
MATCH	X N:N:X N:N:X	X T:D:X T:D:X	X T:D:X T:D:X	-	MASTER
SUNS	-	-	X S:M:N S:M:N X S:M:N S:M:N	-	SUNS
DIVIDE 1	X — X S:M:N S:M:N X — X S:M:N S:M:N	X — X S:M:N S:M:N X — X S:M:N S:M:N	X — X S:M:N S:M:N X — X S:M:N S:M:N	-	DIVIDE 1
DIVIDES	-	-	-	-	DIVIDES
NEW V	-	-	X X X X X X X X	-	NEW V
NEW W	-	-	X X X X X X X X	-	NEW W
ANSWER	-	-	-	-	ANSWER
DE	CC5 CC7 CC6 CC8 CC10 CC9 CC11	CC9	CC11	CC12	HARVARD UNIVERSITY 3D DISPLAY CLIFFORD CONTROL POINTER CONDITIONS
CC3	-	-	-	-	CC4




HARVARD UNIVERSITY
3D DISPLAY
CLIPPER CONTROL
 POKE AN




HARVARD UNIVERSITY
 3D DISPLAY
SLIPPER CONTROL
 POKE AP





HARVARD UNIVERSITY
3D DISPLAY
CLIPPER CONTROL
ACCUMULATOR POKE LOGIC







HARVARD UNIVERSITY
3D DISPLAY
CLIFFER CONTROL
POKE AP
CC 9





HARVARD UNIVERSITY
3-D DISPLAY
CONTROLLER
DESIGN LOGIC





HARVARD UNIVERSITY
3D DISPLAY
CLIPPER CONTROL
GATE ENABLE LOGIC







HARVARD UNIVERSITY


3D DISPLAY

CLIPPER CONTROL


GATE ENABLE LOGIC

CC 14







HARVARD UNIVERSITY
3D DISPLAY
CLIPPER CONTROL
GATE ENABLE LOGIC



HARVARD UNIVERSITY
3D DISPLAY
CLIPPER CONTROL
INEQUALITY NETS

* NOTE THE WEIRD INPUTS. THESE ARE DUE TO CONNECTION OR AN ERROR.





$$SHN2 = \{(AN2+) \cdot (DN2+) \cdot (\overline{DN2=0})\} \vee \{(\overline{AN2}) \cdot (DN2-) \cdot (\overline{AN2=0})\}$$

SHN4 =

SHP2 =


SHP4 =

N.B. ZERO DETECTION INCLUDED. WHEN $\Delta = 0$ SIGNS JUST DON'T MATCH.
COMPLEMENT STER INSURES THAT SIGN A = SIGN Δ .

HARVARD UNIVERSITY
3D DISPLAY
CONTROLS

SIGN MATCH LOC-IC

CC 18




HARVARD UNIVERSITY

3-D DISPLAY


CLIPPER CONTROL

DELTA ZERO FUNCTIONS



HARVARD UNIVERSITY
3-D DISPLAY
CLIPPER CONTROL


COMBINATIONAL LOGIC



HARVARD UNIVERSITY
3D DISPLAY


CLIPPER CONTROL

COMBINATIONAL LOGIC







Harvard University
3D DISPLAY
CLIPPER CONTROL

COMBINATIONAL LOGIC




HARVARD UNIVERSITY
3D DISPLAY
CLIPPER CONTROL

COMBINATIONAL LOGIC




HARVARD UNIVERSITY
3D DISPLAY
CLIPPER CONTROL
COMBINATORIAL LOGIC



HARVARD UNIVERSITY
3D DISPLAY
CLIPPER CONTROL
COMBINATIONAL LOGIC

WORKSHEET




HARVARD UNIVERSAL IV

3D DISPLAY


CLIPPER CONTROL

STATE FLIP FLOPS

CC 26



HARVARD UNIVERSITY
 JO DISPLAY
CLIPPER CONTROL
 STATE FLIP FLOPS
 C.C. 27



3D DISPLAY


CLIPPER CONTROL

STATE FLIP FLOWS


C.C. 28

STATE FLIP FLOWS

C.C. 28




LDO = LINE DRIVER THROUGH THE
PYRAMID




HARVARD UNIVERSITY
3D DISPLAY
CLIPPER CONTROL
STATE FLIP FLOPS
CC 29

DATA INPUTS CR NOR IN OUTPUT




101	110	111
100	001	000
011	010	011

DATA₄






011	010	000
101	110	111
011	010	011

DATA₃



HARVARD U
3D DISPLAY
CLIFFORD CONTINUAL
ANGLE DETECTION



$$\Delta A = \underbrace{[AN - AN]}_{mod 8} + \underbrace{[AP - AP]}_{mod 8}$$

$$-3 \leq \frac{[AN - AN]}{mod 8} \leq +3$$


SO LET DATN BE (- ANGLE OF NEW POINT). I.E. CODES ARE

101	110	111	011	010	001
100	000		100	000	
011	010	001	101	110	111


DATN

DATP

HARVARD UNIVERSITY
3D DISPLAY
CLIPPER CHANNEL
ANGLE ALIERS



HARVARD UNIVERSITY
S-D DISPLAY
CLIPPER CONTROL




NOTES


- + THESE ARE BUFFERED DIRECTIVE BITS
- * SCHEMATIC ONLY - 4 INVERTERS ARE PROVIDED
- THE BUS READS TRUE; THE MUX IS NOT CONNECTED

HARVARD UNIVERSITY
3-D DISPLAY
CLIPPER CONTROL
DIRECTIVE INPUT GATE


WRD (Write in RAM)	RFD (Read from RAM)
00 FEICH	00
01 INPUT	1C
10 INPUT LINE	1O
11 INPUT 30X	11 Start Point




Hanwa Univercity
SD Division
Interfacing
Microprocessor



Hammar Sundström
 3-D DISPLAY
Current Control
 Version 1.0




HARVARD UNIVERSITY
30 DISPLAY
CLIPPER CONTROL
STATE SWITCHES



HARVARD UNIVERSITY
3D DISPLAY
CALIPER CONTROL


EXTRA TESTS
CC 38




NOTE: TRUE WRITE LIST PURPOSES, ALL CLOCK DRIVERS
ARE LISTED 7462 14T

HARVARD UNIVERSITY
3-D DISPLAY
CLIPPER CONTROL
MISCELLANEOUS
CC 39

I ACCUMULATORS




II DELTAS





A 29

LW1	14	and
LW2	2	5
LW2	7	7
LW2	9	9
LW2	11	10
LW3	12	13
LW3	14	15
LW3	17	16
LW4	17	16
LW4	17	16

HARVARD UNIVERSITY
3D DISPLAY
CLIPPER CONTROL
STROBE DETAILS
CC 40



INPUTS



OUTPUTS

HARVARD UNIVERSITY
3-D DISPLAY
CLIPPER CONTROL

CABLES

CC 41