

FULL LINE CONDENSED CATALOG



SELLO

\$4.00

FAIRCHILD

FULL LINE CONDENSED CATALOG



FAIRCHILD

464 Ellis Street, Mountain View, California 94042

©1978 Fairchild Camera and Instrument Corporation/464 Ellis Street, Mountain View, California 94042/(415) 962-5011/TWX 910-379-6435

Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time without notice.

Manufactured under one of the following U.S. Patents: 2981877, 3015048, 3064167, 3108359, 3117260; other patents pending.

TABLE OF CONTENTS

SECTION 1 PRODUCT INDEX	1-3
 SECTION 2 DIODES	
Computer Diodes	2-3
Low Leakage Diodes	2-4
High Voltage Switching Diodes	2-5
General Purpose Diodes	2-5
Military Qualified Small Signal Diodes	2-6
Hot Carrier Diodes	2-7
Voltage Variable Capacitor Diodes	2-8
Bandswitch Diodes	2-8
Zener Diodes	2-8
Military Qualified Zener Diodes	2-15
Matched Diode Assemblies	2-18
Military Qualified Diode Assemblies	2-18
Monolithic Diode Arrays	2-18
Military Qualified Diode Arrays	2-20
Diode Dice	2-21
General Purpose Rectifiers	2-21
Fast Recovery Rectifiers	2-21
 SECTION 3 TRANSISTORS	
Power	
Power Transistors (by I_C max, Polarity and Ascending V_{CE0})	3-3
Power Switching Transistors	3-11
Power Groove MOS Transistors	3-12
Small Signal	
High Speed Switching Transistors	3-13
General Purpose Amplifier and Switching Transistors	3-14
Low Level, Low Noise Amplifier Transistors	3-20
High Voltage Amplifier Transistors	3-23
NPN RF-IF Amplifier and Oscillator Transistors	3-24
Dual Transistors	3-26
Unmatched Quad Transistors	3-27
NPN Darlington Transistors	3-27
NPN and PNP Transistor Dice	3-28
 SECTION 4 OPTOELECTRONICS	
LED Visible Lamps	4-3
LED Lamp Mounting Hardware	4-5
7-Segment Numeric Displays	4-5
7-Segment Numeric Display Arrays	4-7
Liquid Crystal Displays	4-7
Couplers - Transistor Output	4-8
Couplers - Darlington Output	4-14
Photo Transistors	4-16
Infrared Emitters	4-18
Source/Sensor Arrays	4-19
Sensor Arrays	4-19
Reflective Sensors	4-20
Optoelectronic Dice	4-20

SECTION 5 CHARGE-COUPLED DEVICES

Linear Image Sensors	5-3
Area Image Sensors	5-5
Analog Shift Registers	5-5
Design Development Boards and Modules	5-7
Line-Scan Camera Subsystems	5-7
Pixel Locator	5-8

SECTION 6 HYBRIDS

Interface

High Current Drivers	6-3
Analog Switches	6-3

Consumer

Radio-Audio/TV Circuits	6-3
-------------------------------	-----

Voltage Regulators

.....	6-4
-------	-----

Amplifiers

Operational Amplifier	6-4
Servo Amplifier	6-4
Current Amplifier	6-4

Automotive

Ignition Modules	6-6
------------------------	-----

SECTION 7 LINEAR

Voltage Regulators	7-3
---------------------------------	-----

Operational Amplifiers

Operational Amplifiers - Commercial (0°C to +70°C)	7-8
Voltage Comparators	7-10

Consumer Circuits

Audio Power Amplifiers	7-14
Television Circuits	7-14
Radio-Audio Circuits	7-16

SECTION 8 INTERFACE

Line Drivers/Receivers/Transceivers

Line Drivers	8-3
Line Receivers	8-5
Transceivers	8-6

Display Drivers

.....	8-7
-------	-----

Auxiliary Drivers

High Speed Buffers and Peripheral Drivers	8-9
High Current, High Voltage Buffers and Peripheral Drivers	8-10
MOS, CCD and Core Memory Drivers	8-12

Level Translators

.....	8-12
-------	------

Converters

.....	8-14
Amplifiers	
Core Sense Amplifiers	8-14
Tape/Disc Preamplifiers	8-15

Switches

Analog Switches	8-16
-----------------------	------

Special Functions

Timers and Counters	8-16
Arrays	8-17

SECTION 9 DIGITAL

TTL

SSI Functions	9-3
TTL Single and Dual Flip-Flops	9-6
Latches/Flip-Flops	9-7

Multiplexers	9-9
Decoders/Demultiplexers	9-10
Registers	9-12
Counters	9-15
Monostables (One-Shots)	9-17
Line and Bus Drivers	9-18
Display Decoder/Drivers	9-19
Arithmetic Operators	9-20
ECL	
SSI Functions	9-21
Latches/Flip-Flops	9-23
Multiplexers	9-25
Decoders/Demultiplexers	9-25
Registers	9-26
Counters/Prescalers	9-26
Arithmetic Operators	9-27
CMOS	
SSI Functions	9-27
Latches/Flip-Flops	9-29
Multiplexers	9-29
Registers	9-30
Decoders/Demultiplexers	9-30
Counters	9-31
Monostables	9-33
Analog Devices	9-33
Arithmetic Operators	9-34
Timekeeping Circuits	9-34
MOS	
Random Logic Functions	9-35
Timekeeping Circuits	9-35

SECTION 10 MEMORIES

Random Access Memories

Bipolar RAMs	10-3
MOS/CMOS RAMs	10-5

Read Only Memories

Bipolar ROMs and PROMs	10-7
MOS/CMOS ROMs, EPROMs and Character Generators	10-8

Serial Memory

FIFOs, LIFOs and Shift Registers	10-9
--	------

SECTION 11 MICROCOMPUTERS

Micromachine TM Series

Micromachine TM	11-3
Development Support	11-3
Features	11-4

Microcomputer Training Courses

.....	11-5
-------	------

F8 Microprocessor Family

Block Diagram	11-5
Features	11-6
Port Addressing	11-7
F3850 Central Processing Unit	11-8
F3851 Program Storage Unit	11-8
F3852 Dynamic Memory Interface	11-9
F3853 Static Memory Interface	11-9
F3854 Direct Memory Access Unit	11-10
F3856 Program Storage Unit	11-10
F3857 Program Storage Unit/Static Memory Interface	11-11
F3861 Peripheral I/O Device	11-11
F3871 Peripheral I/O Device	11-12

F3899 Program Storage Unit	11-12
Micromachine TM Series and F8 Family Timers	11-13
Micromachine TM Series and F8 Family Design Aids	
Formulator Mark I	11-14
Formulator Mark II	11-14
Formulator Mark IIIFD	11-15
Formulator Mark III	11-15
Formulator Mark IIIIFD	11-15
F8-DOS-III Description	11-16
Formulator Growth Packages	11-17
Peripheral Options	11-17
Optional Formulator Modules	11-18
PROM Programmer	11-18
OCM-1 One-Card Microcomputer	11-19
Formulator Support	
F6800 Microprocessor Family	
F6800 Microprocessor Family	11-21
Microprocessor Peripherals	11-22
8-Bit Bipolar Microprocessor Family	
LSI Peripheral Logic Elements	11-23
Bit Slice Microprocessors	11-23
8-Bit CMOS Microprocessor Family	
LSI Peripheral Logic Elements	11-24
Bit Slice Microprocessors	11-24
16-Bit Microprocessor Family	
9440 16-Bit Bipolar Microprocessor	11-24

SECTION 12 AEROSPACE AND DEFENSE

JAN QPL Status

Linear	12-3
Digital	12-8
Diode	12-14
Transistor	12-15
Upcoming Qualifications	12-16

SECTION 13 LOGIC/CONNECTION DIAGRAMS

Optoelectronics	13-3
Hybrids	13-12
Linear	13-16
Interface	13-32
Digital - TTL	13-42
Digital - ECL	13-68
Digital - CMOS	13-86
Digital - MOS	13-105
Digital - RTL/CTL	13-109
Digital - DTL	13-110
Memory	13-114
Microcomputers	13-124

SECTION 14 ORDERING INFORMATION AND PACKAGE OUTLINES

14-3


SECTION 15 FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS

15-3

RANDOM ACCESS MEMORIES

BIPOLAR RAMs

Item	Organization	DEVICE NO.	Output ⁽¹⁾	Address Access Time ns (Typ)	Chip Select Access Time ns (Typ)	Read/Write Cycle Time ns (Max)	
TTL							PRODUCT INDEX 1
1	16x4	54LS74LS58 ⁽⁴⁾	OC	1	1	1	DIODES 2
2	16x4	54LS74LS139 ⁽⁴⁾	3S	1	1	1	TRANSISTORS 3
3	16x4	54LS74LS200 ⁽⁴⁾	OC	1	1	1	OPTOELECTRONICS 4
4	16x4	74P	OC	30	30	30/30	CHARGE-COUPLED DEVICES 5
5	16x4	9410	3S	35	25	30/30	HYBRIDS 6
6	256x1	5351	OC	45	25	30/45	LINEAR 7
7	256x1	5352	3S	35	25	30/45	INTERFACE 8
8	206x1	74P	OC	40	25	30/45	DIGITAL 9
9	256x1	5354	OC	40	25	30/45	MEMORIES 10
10	256x1	5355	3S	40	25	30/45	MICROCOMPUTERS 11
11	256x1	5356	OC	45	25	30/45	AEROSPACE AND DEFENSE 12
12	256x1	5357	3S	45	25	30/45	LOGIC/CONNECTION DIAGRAMS 13
13	256x1	5358	OC	45	25	30/45	ORDERING INFORMATION AND PACKAGE OUTLINES 14
14	256x1	5359	3S	45	25	30/45	FAIRCHILD FIELD SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS 15
15	1024x1	95L115	OC	30	15	30	
16	1024x1	95L115A	OC	35	15	30	



1. OC = open collector, 3S = 3-state.
 2. Measured @ T_a = 25°C.
 3. Typical Data in to Match CLP.
 4. To be annotated.

RANDOM ACCESS MEMORIES

BIPOLAR RAMs

Item	Organization	DEVICE NO.	Description ⁽¹⁾	Address Access Time ns (Typ)	Chip Select Access Time ns (Typ)	Read/Write Cycle Time		Power Dissipation mW (Typ)	Logic/Connection Diagram	Package(s)
						Comm 0°C to +70°C ns (Max)	-55°C to +125°C ns (Max)			
TTL										
1	16x4	54LS/74LS89 ⁽⁴⁾	OC	—	—	—	—	—	M1	4L,7B,9B
2	16x4	54LS/74LS189 ⁽⁴⁾	3S	—	—	—	—	—	M1	4L,7B,9B
3	16x4	54LS/74LS289 ⁽⁴⁾	OC	—	—	—	—	—	M1	7B,9B
4	16x4	7489	OC	30	30	60/55	60/55	—	M1	4L,7B,9B
5	16x4	9410	3S	35	25	50 ⁽²⁾	—	375	M50	7D,9M
6	256x1	93410	OC	45	25	60/45	70/55	450	M2	4B,6F,9B
7	256x1	93410A	OC	35	20	45	—	450	M2	6D,9B
8	256x1	93411	OC	45	25	55/45	65/55	475	M3	4B,6D,9B
9	256x1	93411A	OC	40	25	45	—	475	M3	6D,9B
10	256x1	93L420	3S	40	20	45	55	250	M3	4B,6D,9B
11	256x1	93L421	3S	45	30	90/75	100/90	275	M3	4B,6D,9B
12	256x1	93421	3S	35	20	50/35	60/45	475	M3	4B,6D,9B
13	256x1	93421A	3S	30	20	40/35	—	475	M3	6D,9B
14	64x9	93419	OC	35	15	45	60	725	M4	7Y
15	256x4	93412	OC	30	20	45	60/55	475	M5	4K,4R,8T
16	256x4	93L412	OC	45	20	60	75/70	250	M5	4K,4R,8T
17	256x4	93422	3S	30	20	45	60/55	475	M5	4K,4R,8T
18	256x4	93L422	3S	45	20	60	75/70	250	M5	4K,4R,8T
19	1024x1	93415	OC	30	15	45	60	475	M6	4B,6D,9B
20	1024x1	93L415	OC	35	20	60	70	200	M6	4B,6D,9B
21	1024x1	93415A	OC	25	15	30	—	475	M6	6D,9B

1. OC = open collector, 3S = 3-state
2. Measured @ T_A = 25°C
3. Typical Data In to Match Out
4. To be announced

FAIRCHILD MEMORIES

RANDOM ACCESS MEMORIES

BIPOLAR RAMs (Cont'd)

Item	Organization	DEVICE NO.	Description (1)	Address Access Time ns (Typ)	Chip Select Access Time ns (Typ)	Read/Write Cycle Time		Power Dissipation mW (Typ)	Logic/Connection Diagram	Package(s)
						0°C to +70°C ns (Max)	-55°C to +125°C ns (Max)			
						TTL				
1	1024x1	93425	3S	30	15	45	60	475	M6	4B,6D,9B
2	1024x1	93L425	3S	35	20	60	70	200	M6	4B,6D,9B
3	1024x1	93425A	3S	25	15	30	—	475	M6	6D,9B
4	4096x1	93470	OC	30	15	50/55	60/70	800	M15	7D,9M
5	4096x1	93471	3S	30	15	50/55	60/70	800	M15	7D,9M
6	4096x1	93481	Dynamic, 3S	90	35	120	—	45/350	M16	4B,6E,9B
7	4096x1	93481A	Dynamic, 3S	80	35	100	—	45/350	M16	4B,6E,9B
ECL										
8	4x4	100142	—	2.7	—	3.3 ⁽³⁾	—	730	M40	4Q,6Q
9	16x4	95400	—	14	6.5	17.5/25.5 ⁽²⁾	—	435	M13	6B
10	16x4	10145A	—	6.5	4.5	9.0/10 ⁽²⁾	—	500	M14	4L,6B,9B
11	16x4	100145A	—	4.8	—	—	—	765	M41	4Q,6Q
12	128x1	10405	—	12	5.0	15 ⁽²⁾	—	475	M7	4B,6D
13	256x1	10410	—	18	7.0	30/38 ⁽²⁾	—	475	M8	4B,6D,9B
14	256x1	10411	—	20	7.0	35/47 ⁽²⁾	—	360	M8	6D,9B
15	256x1	10414	—	7.0	4.0	—	—	450	M8	4B,6D
16	256x1	100414	—	7.0	4.0	—	—	500	M8	4B,6D
17	1024x1	10415	—	25	7.0	35/38 ⁽²⁾	—	475	M9	4B,6D
18	1024x1	10415A	—	12	5.0	20/27 ⁽²⁾	—	475	M9	4B,6D
19	1024x1	100415	—	12	5.0	20/30 ⁽²⁾	—	500	M9	4Q
20	4096x1	10470	—	25	10	—	—	900	M15	7D

1. OC = open collector, 3S = 3-state

2. Measured @ T_A = 25°C

3. Typical Data In to Match Out

4. To be announced

FAIRCHILD MEMORIES

RANDOM ACCESS MEMORIES

MOS/CMOS RAMs

Item	Organization	DEVICE NO.	Description	Access Time ns (Max)	Cycle Time ns (Min)	Power Dissipation mW (Max)	Temperature ⁽¹⁾	No. of Pins	Logic/Connection Diagram	Package(s)
MOS										
1	1024x1	21L02H	Static	250	250	158/24 ⁽⁴⁾	C	16	M22	6Z,8K,8U,9B
2	1024x1	21L02F	Static	350	350	158/24 ⁽⁴⁾	C	16	M22	6Z,8K,8U,9B
3	1024x1	21L021	Static	450	450	158/24 ⁽⁴⁾	C	16	M22	6Z,8K,8U,9B
4	1024x1	21L022	Static	650	650	158/24 ⁽⁴⁾	C	16	M22	6Z,8K,8U,9B
5	1024x1	2102LH	Static	250	250	158 ⁽²⁾ /220 ⁽³⁾	C,L,M	16	M22	6Z,8K,8U,9B
6	1024x1	2102LF	Static	350	350	158 ⁽²⁾ /220 ⁽³⁾	C,L,M	16	M22	6Z,8K,8U,9B
7	1024x1	2102L1	Static	450	450	158 ⁽²⁾ /220 ⁽³⁾	C,L,M	16	M22	6Z,8K,8U,9B
8	1024x1	2102L2	Static	650	650	158 ⁽²⁾ /220 ⁽³⁾	C,L,M	16	M22	6Z,8K,8U,9B
9	1024x1	2102H	Static	250	250	289 ⁽²⁾ /385 ⁽³⁾	C,L,M	16	M22	6Z,8K,8U,9B
10	1024x1	2102F	Static	350	350	289 ⁽²⁾ /385 ⁽³⁾	C,L,M	16	M22	6Z,8K,8U,9B
11	1024x1	21021	Static	450	450	289 ⁽²⁾ /385 ⁽³⁾	C,L,M	16	M22	6Z,8K,8U,9B
12	1024x1	21022	Static	650	650	289 ⁽²⁾ /385 ⁽³⁾	C,L,M	16	M22	6Z,8K,8U,9B
13	1024x1	3542/2102S	Static	150	150	289	C	16	M22	6Z,8K,8U,9B
14	1024x1	3542A/2102R	Static	200	200	289	C	16	M22	6Z,8K,8U,9B
15	256x8	3539	Static	650	650	500	C	22	M23	6V
16	256x8	35392	Static	500	500	500	C	22	M23	6V

1. C = Commercial temperature range; L = Limited military temperature range; M = Military temperature range
2. Commercial temperature range
3. Military and limited military temperature range
4. Standby power
5. To be announced
6. Typical value @ $V_{DD} = 10V$

RANDOM ACCESS MEMORIES

MOS/CMOS RAMs (Cont'd)

Item	Organization	DEVICE NO.	Description	Access Time ns (Max)	Cycle Time ns (Min)	Power Dissipation mW (Max)	Temperature (1)	No. of Pins	Logic/Connection Diagram	Package(s)
MOS										
1	1024x4	F2114 ⁽⁷⁾	Static	200	200	350	C	18	M24	—
2	4096x1	M40272	Dynamic	150	320	470/36 ⁽⁴⁾	C,L	16	M25	8K,8R
3	4096x1	M40273	Dynamic	200	375	470/36 ⁽⁴⁾	C,L	16	M25	8K,8R
4	4096x1	M40274	Dynamic	250	375	470/36 ⁽⁴⁾	C,L	16	M25	8K,8R
5	4096x1	M40275	Dynamic	300	430	470/36 ⁽⁴⁾	C,L	16	M25	8K,8R
6	16,384x1	F16K3	Dynamic	200	375	465/20 ⁽⁴⁾	C	16	M26	6Z,8K,8R
7	16,384x1	F16K4	Dynamic	250	410	465/20 ⁽⁴⁾	C	16	M26	6Z,8K,8R
8	16,384x1	F16K5	Dynamic	300	500	465/20 ⁽⁴⁾	C	16	M26	6Z,8K,8R
CMOS										
9	16x4	4710B	Static	95 ⁽⁶⁾	—	0.4	C,M	18	M42	7D,9M
10	16x4	4725B	Static	100 ⁽⁶⁾	—	0.4	C,M	16	M43	4L,6B,9B
11	256x1	4720B	Static	95 ⁽⁶⁾	—	0.4	C,M	16	M44	4L,6B,9B
12	256x4	4721B	Static	240 ⁽⁶⁾	—	0.7	C,M	22	M45	4K,4M,6V,7I
13	1024x1	4736B ⁽⁵⁾	Static	320 ⁽⁶⁾	—	0.7	C,M	16	M46	4L,6B,9B

1. C = Commercial temperature range; L = Limited military temperature range; M = Military temperature range
2. Commercial temperature range
3. Military and limited military temperature range
4. Standby power
5. To be announced
6. Typical value @ V_{DD} = 10V
7. Consult factory for package information

FAIRCHILD MEMORIES

READ ONLY MEMORIES

BIPOLAR ROMs AND PROMs

Item	Organization	DEVICE NO.	Description (1)	Address Access Time ns (Typ)	Chip Select Access Time ns (Typ)	Read Cycle Time		Power Dissipation mW (Typ)	Logic/Connection Diagram	Package(s)
						0°C to +70°C ns (Max)	-55°C to +125°C ns (Max)			
TTL										
1	16x48x8	93458	FPLA,OC	25	15	—	—	750	M20	8E,9Y
2	16x48x8	93459	FPLA,3S	25	15	—	—	750	M20	8E,9Y
3	256x4	93457	ROM,OC	25	12	45	60	425	M17	3D,6D,9B
4	256x4	93467	ROM,3S	25	12	45	60	425	M17	3D,6D,9B
5	256x4	93417	PROM,OC	25	12	45	60	425	M17	3D,6D,9B
6	256x4	93427	PROM,3S	25	12	45	60	425	M17	3D,6D,9B
7	512x4	93436	PROM,OC	30	15	50	60	475	M10	3D,6D,9B
8	512x4	93446	PROM,3S	30	15	50	60	475	M10	3D,6D,9B
9	512x4	93431	ROM,OC	30	15	50	60	475	M10	4B,6D,9B
10	512x4	93441	ROM,3S	30	15	50	60	475	M10	4B,6D,9B
11	512x8	93432	ROM,OC	35	15	55	70	650	M11	4R,6M,7L,9N
12	512x8	93442	ROM,3S	35	15	55	70	650	M11	4R,6M,7L,9N
13	512x8	93438	PROM,OC	35	15	55	70	650	M11	4R,6M,7L,9N
14	512x8	93448	PROM,3S	35	15	55	70	650	M11	4R,6M,7L,9N
15	1024x4	93452	PROM,OC	30	15	55	70	650	M18	8F,9M
16	1024x4	93453	PROM,3S	30	15	55	70	650	M18	8F,9M
17	1024x8	93450	PROM,OC	30	20	45	60	550	M21	4R,6M,9N
18	1024x8	93451	PROM,3S	30	20	45	60	550	M21	4R,7L,9N
19	1024x8	93454	ROM,OC	30	20	45	60	550	M12	4R,6M,7L,9N
20	1024x8	93464	ROM,3S	30	20	45	60	550	M12	4R,6M,7L,9N
ECL										
21	256x4	10416	PROM	15	4.0	25 ⁽²⁾	—	650	M19	4B,6D
22	256x4	100416	PROM	15	4.0	25 ⁽²⁾	—	650	M19	4B,6D

1. OC = open collector, 3S = 3-state
 2. -30°C to +85°C

FAIRCHILD MEMORIES

READ ONLY MEMORIES

MOS/CMOS ROMs, EPROMs AND CHARACTER GENERATORS

Item	Organization	DEVICE NO.	Description	Access Time ns (Max)	Power Dissipation mW (Max)	Temperature (1)	No. of Pins	Logic/Connection Diagram	Package(s)
MOS									
1	64x5x7	3257	Character Generator	1000	715	C	24	M28	7M
2	64x7x5	3258	Character Generator	800	500	C	16	M29	6Z
3	64x9x7	3260	Character Generator	1000	660	C	24	M30	7M
4	512x8	35141	ROM	850	580	C	24	M33	7M
5	512x8	35142	ROM	1000	580	C	24	M33	7M
6	512x8	35151	ROM	600	510	C	24	M33	7M
7	512x8	35152	ROM	700	510	C	24	M33	7M
8	1024x8	F2708	EPROM	450	800	C,L,M	24	M31	QA
9	1024x8	F27081	EPROM	350	800	C,L	24	M31	QA
10	1024x8	F3508	ROM	450	330	C	24	M32	7M
11	2048x8	F3516E	ROM	450	330	C	24	M34	7M
CMOS									
12	256x8	4735B	ROM	152 ⁽³⁾	0.7 ⁽³⁾	C,M	24	M47	4M,6Q,9U

1. C = Commercial temperature range; L = Limited military temperature range; M = Military temperature range
2. To be announced
3. Typical value at $V_{DD} = 10V$

FAIRCHILD MEMORY

SERIAL MEMORY

FIFOs, LIFOs AND SHIFT REGISTERS

Item	Organization	DEVICE NO.	Description	Frequency MHz (Max)	Power Dissipation mW (Max)	Temperature ⁽¹⁾	No. of Pins	Logic/Connection Diagram	Package(s)
MOS									
1	32x6	3348	Static Shift Register	1.0	150	C	24	M36	7M
2	32x6	3349	Static Shift Register	1.0	150	C	16	M37	6Z,8K,9B
3	64x4	3341	FIFO	0.7	450/625 ⁽²⁾	C,L,M	16	M38	6Z,8K
4	64x4	3341A	FIFO	1.0	450	C	16	M38	6Z,8K
5	64x4	3342	Static Shift Register	1.5	380	C	16	M35	6Z,8K,9B
6	80x4	3347	Static Shift Register	1.5	380	C	16	M35	6Z,8K,9B
7	80x4	33571	Static Shift Register	4.0	375	C	16	M35	6Z
8	80x4	33572	Static Shift Register	2.0	285	C	16	M35	6Z
9	40x9	33511	FIFO	2.0	420	C	28	M39	8E
10	40x9	35512	FIFO	1.0	520	C,L,M	28	M39	8E
11	16x4Kx1	F464-2	CCD Dynamic Shift Register	1.0-5.0 ⁽⁴⁾	336/66 ⁽³⁾	C	16	M27	QB
12	16x4Kx1	F464-3	CCD Dynamic Shift Register	1.0-4.0 ⁽⁴⁾	336/66 ⁽³⁾	C	16	M27	QB
13.	16x4Kx1	F464-4	CCD Dynamic Shift Register	1.0-2.0 ⁽⁴⁾	336/66 ⁽³⁾	C	16	M27	QB
CMOS									
14	16x4	4703B	FIFO	5.3	0.5	C,M	24	M48	4M,6Q,9U
15	16x4	4706B	LIFO	5.3	0.5	C,M	24	M49	4M,6Q,9U
TTL									
16	16x4	9403	FIFO	10	850	C,M	24	M51	6Q,9U
17	16x4	9406	LIFO	10	800	C,M	24	M52	6Q,9U

1. C = Commercial temperature range; L = Limited military temperature range; M = Military temperature range

2. Military and limited military temperature range

3. Standby power

4. Minimum frequency specification

FAIRCHILD

FULL LINE CONDENSED CATALOG

FAIRCHILD

Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time without notice.

Fairchild cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in a Fairchild product. No other circuit patent licenses are implied.

Printed in U.S.A./003-12-0002-097/50M