




FAIRCHILD MICROLOGIC

μ LF

FLIP-FLOP ELEMENT

The Fairchild Micrologic Flip-Flop is one of a set of compatible, integrated logic building blocks. The F element, as are all other elements, is manufactured using the Fairchild Planar Process, by which all the necessary transistors and resistors are diffused into a single silicon wafer.


PLANAR: A Patented Fairchild Process.




ELEMENT "F"
Flip-Flop

ABSOLUTE MAXIMUM RATINGS (+25°C)

Maximum voltage applied to Pin 8	+15.0 volts
Maximum voltage applied to any input pin	±4.0 volts
Storage Temperature	-65°C to +200°C
Operating Temperature	-55°C to +125°C



PHYSICAL DIMENSIONS



NOTE: TO-47 and type 00 package options also available.

ELECTRICAL SPECIFICATIONS (+25°C ±2°C)

State	SYM.	TEST CONDITIONS [Note 1]	MIN.	TYP.	MAX.
	I _i	V _i = 0.760V ± 2mV, V _s = 0.790V ± 10mV (Fan in = 2) [Note 2]			600 μ A
	I _o	V _i = 0.760V ± 2mV, V _r = 0.790V ± 10mV (Fan in = 2) [Note 2]			600 μ A
1	I _b	V _i = V _s = 0.760V ± 2mV, V _r = 0.550V ± 2mV	-2.7mA		
1	V _s	V _i = 0.760V ± 2mV, V _r = 0.550V ± 2mV			0.400V
2	I _r	V _i = V _r = 0.760V ± 2mV, V _s = 0.550V ± 2mV	-2.7mA		
2	V _s	V _i = 0.760V ± 2mV, V _r = 0.550V ± 2mV			0.400V
3	V _s	V _i = V _r = 0.760V ± 2mV			0.400V
3	V _r	V _i = V _s = 0.760V ± 2mV			0.400V
4	I _b	V _i = V _s = 0.760V ± 2mV, V _r = 0.550V ± 2mV	-2.7mA		
4	V _r	V _i = 0.760V ± 2mV			0.400V
5	I _r	V _i = V _r = 0.760V ± 2mV, V _s = 0.550V ± 2mV	-2.7mA		
5	V _s	V _i = 0.760V ± 2mV			0.400V
	T _{pd}	Propagation delay time [Note 3]		25nsec	35nsec
	T ₁	Leading edge delay time [Note 3]		24nsec	
	T ₂	Leading edge rise time [Note 3]		20nsec	
	T ₃	Trailing edge delay time [Note 3]		20nsec	
	T ₄	Trailing edge fall time [Note 3]		22nsec	

Copyright 1962 by Fairchild Semiconductor, a Division of Fairchild Camera and Instrument Corporation

(1) Voltages specified refer to the pin number to which the voltage is applied or measured. All currents are into the specified pin. Supply voltage is 3.00 volts ± 0.03v and pin 4 is ground for the complete test.

(2) Fan in conditions may best be simulated using the voltages as specified. This voltage is selected to force maximum input current requirements.


(3) Driven by and loaded by micrologic elements.

DESIGN INFORMATION

Supply Voltage
Power Dissipation
Function:

+3.00 volts ± 10%
30mW (typical)

$\bar{A}_i = A_o + B_i$
 $\bar{B}_i = B_o + A_i$




TRUTH TABLE

State	Bit-Time n		Bit-Time (n+1)			
	A _i	B _i	A _o	B _o	A _i	B _i
1	x [ⓐ]	x	1	0	0	1
2	x	x	0	1	1	0
3	x	x	1	1	0	0
4	0	1	0	0	0	1
5	1	0	0	0	1	0

ⓐ Don't Care

PROPAGATION DELAY CIRCUIT




LOADING CHARACTERISTICS


Each of the Micrologic elements has been assigned input load requirements and output driving capabilities. In the Flip-Flop this input load requirement is 4, which is identical with that of any other Micrologic element that has a fan-in of 2. Due to the current required by the internally cross-connected base in the Flip-Flop, the output drive capability must be reduced to 16. The load that may be driven from the Flip-Flop outputs could consist of any combination of elements whose summation of input loading does not exceed 16.




TYPICAL PROPAGATION DELAY VS. TEMPERATURE




TYPICAL COLLECTOR VOLTAGE VS. BASE VOLTAGE




TYPICAL BASE CURRENT VS. BASE VOLTAGE



TYPICAL NOISE IMMUNITY



uk F-75-F-?



40 35 30 20 10 0 10 20 30 35 40

70 35 50 20 10 0 10 20 30 35 40

Handwritten signature or initials.

K&E 10 X 10 TO THE INCH 359-50LQ KEUPPEL & ESSER CO. MADE IN U.S.A.

