## IBM

IBM PALO ALTO SCIENTIFIC CENTER ZZ20-6431, June 1976

A FAST ASSEMBLY TECHNIQUE USING APL

H. J. MYERS

Kolsky

Reclassified



### 1974 IBM PALO ALTO SCIENTIFIC CENTER REPORTS IBM CONFIDENTIAL AND IBM INTERNAL USE ONLY

### ZZ20-6426 March 1974

P. SMITH and K. PRICE – An Architectural and Design Overview of SCAMP (42 p.) IBM Confidential until March 1984, Limited Distribution

### ZZ20-6427 October 1974

HARRY F. SMITH, JR. – VM/7 Virtual Memory for the S/7 (68 p.) IBM Confidential until November 1979.

### 1975 IBM PALO ALTO SCIENTIFIC CENTER REPORTS IBM CONFIDENTIAL AND IBM INTERNAL USE ONLY

ZZ20-6428 February 1975 A. HASSITT and L. E. LYON – The APL Assists (RPQ S00256) (115 p.) IBM Internal Use Only

ZZ20-6429 June 1975

M. J. BENISTON, R. J. CREASY, A. HASSITT, J. W. LAGESCHULTE, L. E. LYON – Writing an APL/CMS Auxiliary Processor (with complete example code) (76 p.) IBM Internal Use Only

### 1976 IBM PALO ALTO SCIENTIFIC CENTER REPORTS IBM CONFIDENTIAL AND IBM INTERNAL USE ONLY

ZZ20-6431 June 1976 H. J. MYERS - A Fast Assembly Technique using APL (19 p.) IBM Internal Use Only

> ZZ20-6495 August 1975 Abstracts of IBM Confidential and IBM Internal Use Only Palo Alto Scientific Center Reports (43 p.) IBM Confidential

The availability of reports is correct as of the printing date of this report.

These reports are available only on the need to know basis, please contact the Scientific Center for information on copies.

· Copies are no longer available from the Scientific Center.

IBM PALO ALTO SCIENTIFIC CENTER TECHNICAL REPORT NO. 2220-6431

USING APL A Fast Assembly Technique using APL

H. Joseph Myers

IBM Scientific Center

P. O. Box 10500

Palo Alto, California 94304

JUNE 1976

### ABSTRACT

A technique is described which reduces the cost of producing assemblers for a wide variety of machine architectures. Assembly is accomplished by executing each instruction of the source program as an APL function. An assembler has been generated capable of speeds of about 2000 lines per minute in an APL environment on an IBM System 370/145.

Index Terms for the IBM Subject Index

APL Assemblers Performance

\_IBM Internal Use Only

### INTRODUCTION AND DESCRIPTION OF A DESCRI

The recent Years have seen the introduction of many microcomputers in a wide variety of machine architectures. The prices of these machines are extremely low (on the order of a few hundred dollars). Neither the vendors nor the users of these machines can invest much capital in programming support for them without losing the advantages of their low cost.

the later-pass file contains a copy of the source program

APL presents an excellent environment for low cost programming. The nature of the APL language also makes it attractive for implementing computer simulators. (Such simulators could be used by vendors to validate their machine designs, and by buyers to check out their application programs before actual acquisition of the harware.) It is naturally desirable to provide an assembler in the same environment as the simulator. However, assemblers written in APL usually execute very slowly (about 100 times slower than comparable assemblers written in machine language on the same computer).

A technique has been developed that overcomes this speed drawback, and allows production of (non-macro) assemblers with performance in the neighborhood of their machine-language counterparts. It also reduces the time to produce an assembler in an APL environment from 4-5 man-weeks to one or two man-days. The rapid availability and low cost of this type of assembler will be of considerable benefit to both vendors and buyers of this new breed of inexpensive computer.

### OVERVIEW OF THE METHOD

In order to understand the method of fast assembly, one should first think about the functions an assembler performs. Each line of the source program must be scanned to isolate the tokens of the language. ("Tokens" are labels, op-codes, parentheses, commas and other atomic components that make up the assembler statements.) Labels must be entered into a symbol table; op-codes must be looked up in an op-code table to select the appropriate actions for each line. These and many other language processing functions must be carried out by the assembler. The nature of these language processing functions is not unique to assemblers. Indeed, the APL system also performs many of them.

The typical approach to building an assembler in an APL environment would consist of writing (in APL) subroutines that would read a line of source code, break it up into tokens, store labels in a symbol table, look up op-codes, and so forth. The fast assembly technique involves harnessing these functions already inherent in the APL system itself. By doing this we not only avoid the coding of these functions, but achieve dramatic performance benefits because these functions (within the APL system) are coded in machine language.

The organization of a typical two-pass assembler is diagrammed in

Pass 1 is principally concerned with allocating Figure 1. storage for each instruction and constant, and with assigning values to symbolic labels in the program. Pass 2 uses information developed by pass 1 to assemble the bit patterns of instructions and constants that constitute the program into a loadable format, and to list the results. A symbol table and inter-pass file constitute the principal data linking the two passes. The symbol table contains labels and their values, and inter-pass file contains a copy of the source the program, usually encoded for efficient interpretation by pass 2.



The fast assembly technique takes advantage of a similarity between the syntaxes of APL and assembly language. One can view a line of assembly code as a function call. The instruction mnemonic is the name of the function. The operand fields of the instruction, separated by commas, are catenated to form the (vector) argument of the function. Thus the APL function ADD would generate the bit pattern for an ADD instruction in the target machine. (Note that throughout this report the names of APL functions and variables will be italicized.) With this view, an assembly source program would be an APL function consisting of a series of calls upon ADD and other such "assembly functions".

PAGE 5

Furthermore, execution of this source program (in the proper context) would actually perform the entire assembly. In essence, this view is the core of the method we will call the "fast assembly" technique.

**∇** SOURCE [1] A SAMPLE SOURCE PROGRAM [2] ENTRY A4.ERR [3] EXTRNºX1,X2º [4] ADD NB,NX [5] A1: ADDI NB, 0 [6] IF NX, GT, NB, A1 [7] CGOTO NB, ERR, A1, A2, A3, A4, A5, A6 [8] A START OF BRANCH GROUP [9] A2:ADD NA.NC [10] A3:EQU A2+4 [11] A4: ADD NB, NX-1 [12] A5: ADD(A1+1), X2 [13] A6: ADDI X1, 5 [14] A CONSTANTS [15] NB:DC 3 [16] NA:DS 20 [17] NX:DC 5 [18] NC:ORG 100 [19] ERR:DC A4 [20] END V

#### Figure 2.

A sample source program is shown in Figure 2. This program is both an APL program and an assembly source program for a hypothetical computer. When SOURCE (in Figure 1) is executed, the first line is skipped because it is a comment. The second invokes the function ENTRY. ENTRY performs the ENTRY line assembly function (described in detail later). The third line invokes the EXTRN function, the fourth line, the ADD function and so on. By constraining the syntax of the assembly language to conform to that of APL we can cause this program to take on a dual function of allowing the language processing functions of the APL system to be applied to the task of assembly. As a result, approximately two orders of magnitude in speed improvement can be achieved over coding these language functions in APL. soval encironal add to is soon f and al

The data flow for the fast assembly technique is shown in Figure 3. Pass 1 executes the source program, SOURCE for example, to collect storage allocation information. Each function called by SOURCE is capable of operating in each of two modes -- pass 1 mode, and pass 2 mode. Because APL line labels have values that are APL line numbers, (not related to assembly values), operand fields are ignored during pass 1. (Operand fields of machine instructions typically are not evaluated during pass 1 anyway.) Instead, those instructions ordinarily requiring operand evaluation during pass 1 are deferred. (Their pass 1 action is to place themselves on a deferral list.) After pass 1 but before pass 2, an "interlude" process is carried out. The function of the interlude is to create the pass 2 context for the second



Figure 3.

In the pass 2 context all APL labels are redefined to have the assembly-related values determined by pass 1. To do this, the interlude process creates a "context function" and modifies the original source program. Pass 2 consists of invocation of the context function which establishes the new context, executes the deferred instructions, and finally calls the modified source program. In the pass 2 mode all of the functions invoked by SOURCE (modified) generate object code and associated listings. Figure 4 shows the call topography of the fast assembler. (In Figure 4 levels of call are shown by indentation. E.g. ASM calls SOURCE,  $\Delta INTERLUDE$  and  $\Delta CONTEXT$ .)

ode, and page 3 mode. Because APL Line Labels have values that re APL line evaluers (not related to securably values), operand folds are ignored during page 1. (Operand fields of machine netrobtions typically are not evaluated during page 1 anyway.) noteed, those instructions ordinarily requiring operand

IBM Internal Use Only

PAGE 4

ASM SOURCE = Pass 1 Assembler Instructions (Pass 1 mode) Machine Instructions Code Generator (Pass 1 mode) AINTERLUDE (build ΔCONTEXT and ΔPASSTWO) ΔCONTEXT = Pass 2 Deferred Instructions (ORG, EQU, DS) ΔPASSTWO (SOURCE modified) = Pass 2 text ΔSource Instructions (Pass 2 mode) ΔCOME Instructions ΔCOME Instructions ΔCOME Instructions ΔCOME Instructions ΔCOME Instructions

### appage out to facilitati also Figure 4. of the soldsmann instant a

Because the language functions native to APL need not be explicitly present in the fast assembler, its size is also considerably reduced. A fast assembler will consist of about 160 lines of basic function written in APL, plus two additional APL lines for each instruction in the target machine. For a machine of 80 instructions the assembler will consist of 160+2x80 or 320 lines of APL code. (A traditionally coded assembler [1] required about 500 lines of APL code.) This does not tell the whole story because the 160 machine instruction lines are quite simple and rapidly coded with little probability of error. The base 160 lines need little modification from one assembler to another.

Another advantage of the technique is that the source program can be edited with the standard APL function editor. No separate source program editor need be provided.

#### DETAILS OF THE METHOD

The APL listings for a sample fast assembler are displayed in the appendix. We will examine below how it works in contrast to a typical two-pass assembler. The sample assembler supports object code relocation and generates code for a hypothetical machine. The target machine has 16-bit words, but is addressable in 8-bit bytes. Its instructions are variable in length and consist of of one or more words. The first word of each instruction holds its op-code.

The sample fast assembler supports the following typical assembler instructions: EQU, ORG, ENTRY, EXTRN, DS (define storage), DC (define constant) and END. It is assumed that the reader is familiar with at least one assembly language, and that the functions of these assembler instructions are known to him. (See [2] for an example of a typical assembler language.) We will now describe the method in detail, using the sample program called *SOURCE* shown in Figure 2. The user enters

ASM SOURCE

to invoke the assembler. The results of the assembly are left in some APL global variables (described later). This information is sufficient for some post processor (not described in this report) to form a relocatable object module of any desired format. (The function DUMP displays object code and relocation information to demonstrate this.)

Typical Pass 1.

A typical assembler will perform certain initializations ( $e \cdot g \cdot$ , set a location counter to zero) and start the first of two passes over the source program. A typical pass 1 would perform the following functions:

- Tokenize each line, copy the encoded line to an external file (for later use by pass 2), and extract the label and instruction mnemonic.
- 2) For those lines containing a label, place the label in a symbol table. Except for EQU and ORG instructions, place the current location counter value in the symbol table entry for the label and set the "relocation" bit on. In any case, advance the location counter by an amount depending on the instruction.
- 3) For EQU, ORG and DS instructions, the operand field must be evaluated. Evaluation must take into account the relocation attribute of symbolic values. It also requires parsing and evaluation of the operand for an infix algebraic expression. EQU assigns its operand value (including relocation bit) to its label (in the symbol table). ORG and DS increment the location counter by the amount computed from their operands. ORG assigns the new value to its label if any is present.
- 4) ENTRY looks up or enters each label from its operand into the symbol table. The "entry" bit for each of these labels is set on.
- 5) EXTRN enters each of the labels in its operand into the symbol table and sets the "external" bit on.

After pass 1, all source program lines are on an external (inter-pass) file in an encoded form. All of the labels in the symbol table have been assigned a value and had their relocation, entry and external attribute bits set. Before we go on to describe pass 2, let's see how the fast assembler handles the first pass.

#### B BOAS

### Fast Assembler Pass 1. The television of the second second

The fast assembler, ASM, first establishes a special environment (consisting of constants and empty lists) and then executes SOURCE. (Recall that each line of SOURCE is an APL function with a name that is an assembler mnemonic.) During the first pass the following actions are carried out.

- 1) Machine functions such as ADD (using the function  $\triangle GENWDS$ ) insert into the vector  $\triangle LCX$  a count of the number of addressable units of storage they use. ( $\triangle LCX$  has one element for each line in SOURCE.)
  - 2) Assembly functions EQU, ORG and DS record their line numbers on a list, thereby deferring their executions until the end of the first pass. These are among the few instructions that cause manipulations of the source program as text.
  - 3) Comments are ignored.
  - 4) ENTRY records its arguments on a list.

reaches time 16 (see Figure 5) all tabels

5) EXTRN converts its operands into APL variables and assigns them external symbol values. (Note that the EXTRN operands must be quoted so as to avoid evaluation by the APL interpreter -- line 3 in SOURCE. This is the most noticeable intrusion of APL syntax into the syntax of the assembly language. More will be said about syntax in the section on drawbacks.) EXTRN is the other instruction that causes manipulation of the source program as text.

Fast Assembler Interlude. and and and and and and be benited by

At the end of pass 1 ASM is not in the same state as the typical assembler. The location counter increments are held in a vector  $\Delta LCX$ . EQU, ORG and DS have been deferred because the values of labels during pass 1 are those of APL line numbers, not location counter values. The deferred instructions are the only ones which must have their operands evaluated before pass 2 starts. When that evaluation takes place, the labels must have the proper values. To this end, a function called  $\Delta INTERLUDE$  is invoked at the end of pass 1. The purpose of the interlude function is to cause the APL label variables (A1, A2, NX, ERR etc.) of the source program to take on their assembly values. Once this is done, the deferred functions (EQU, ORG and DS) can be executed and final location counter assignments can be made.

 $\Delta INTERLUDE$  forms an APL function called  $\Delta CONTEXT$  shown in Figure 5. In this function all labels from SOURCE are made into local APL variables. Each is assigned a value determined by its line number and the value in the corresponding position of a variable

named  $\Delta LC$ . ( $\Delta LC$ ++ $\Delta K65$ ,  $\Delta LCX$ ) Recalling that  $\Delta LCX$  contains only location counter increments, the reader will realize that  $\Delta LC$ contains the location counter setting without taking into account the effect of ORG and DS functions. Note that the value for each label is augmented by the contents of  $\Delta \Lambda$ .  $\Delta \Lambda$  is an adjustment (initially  $\Delta K65$ ) due to location counter manipulation by the ORG and DS functions.  $\Delta K65=2*16$  and is a relocation bit appended to all location counter values. (More will be said about relocation bit strategy later.) Note that the deferred functions are interleaved with the assignments of the labels. They are all in the same order as they appeared in SOURCE.

V	ACONTEXT; AA; APASSTWO; A1; A2; A3; A4; A5; A6; NB; NA; NX; NC; ERR
[1]	$\Delta \Delta \leftarrow \Delta K 65 + 0 \times \Delta L V \leftarrow -1 + \rho \Box L C$
[2]	A1
[3]	A2 +ΔΔ+ 40
[4]	A3← 10∆EQU A2+4
[5]	A4 ←ΔΔ+ 46
[6]	A5 + AA+ 52 anone source and to enother up them
[7]	A6 ←∆∆+ 58
[8]	NB ←∆∆+ 64
[9]	$NA \leftarrow 16 \Delta DS 20$
[10]	$NX \leftrightarrow \Delta\Delta + 66$
[11]	18 AORG 100
[12]	NC + AA+ 68
[13]	ERR ←∆∆+ 68
[14]	$\Delta MEM \leftarrow ([.5 \times \Delta K65] [/\Delta LC + \Delta LCX, 0] \rho 0$
[15]	$\Delta LC[\Delta EQL[;0]] \leftarrow \Delta EQL[;1]$
[16]	

### ted coltor and a Figure 5.

AFL avoids into the system of the assembly languages

By the time  $\triangle CONTEXT$  reaches line 16 (see Figure 5) all labels are defined and  $\triangle LC$  has the location counter values for each of the lines of the source program. We are then in the same position as the typical assembler was at the end of pass 1, and are ready to begin pass 2.

### Typical Pass 2.

At the beginning of pass 2 the typical assembler opens an object code output file. It then emits into the buffer of this file entry and external symbol information from the symbol table. Then in pass 2 each line of encoded text is read from the inter-pass file and the following functions are performed.

 For machine instructions and other bit generators (such as DC), operand fields are evaluated. Evaluation of operands requires parsing of infix algebraic expressions. The results of evaluation are packed according to the format requirements of each instruction. The packed data and its location counter value are emitted to the output buffer. The II BOAN

location counter is advanced as it was in pass 1.

2) When listing is required, the generated data, location counter value and source line image is formatted and placed into an output listing file.

At the end of pass 2, the symbol table is printed with values and cross reference information for each label. Error messages, if any, are printed just before or after the symbol table. Finally, relocation information from the symbol table is sent to the output buffer, and assembly is completed.

Fast Assembler Pass 2.

Pass 2 execution is similarly straight-forward in the fast assembler.  $\Delta INTERLUDE$ , in addition to preparing  $\Delta CONTEXT$ , also prepared SOURCE for pass 2 execution. The preparation consisted of removing all the labels, and changing the header line to  $\Delta PASSTWO$ . Figure 6 shows this new version of SOURCE.

▼ ∆PASSTWO	
[1] A SAMPLE SOURCE PROGRAM	
[2] ENTRY A4, ERR	
[3] EXTRN X1, X2	
[4] ADD NB,NX	
[5] ADDI NB,0	
[6] IF NX, GT, NB, A1	
[7] CGOTO NB, ERR, A1, A2, A3, A4, A5, A6	
[8] A START OF BRANCH GROUP	
[9] ADD NA, NC	
[10] EQU A2+4	
[11] ADD NB,NX-1	
[12] ADD(A1+1), X2	
[13] ADDI X1, 5 Developing above of the second	
[14] A CONSTANTS	
[15] DC 3 ong a toldesasa add to trataoo add	
[16] DS 20 000 personal for an and south disk	
[17] DC 5 deeses issignt and al babulani ad of a	
[18] ORG 100	
[19] DC A4dw) I used pairub redlie wood IIIs	
[20] END and a built of a labor of the labor	
instruction is not defined earlier is thy	

tine at which the association is the Figure 6. is added to aborted be aborted by a stars the correction is under Stherwise, the Line careful is under Stherwise, the Line careful is the second of the

program). If the error is either of these cases is not in the

 $\triangle CONTEXT$  (on line 16) calls  $\triangle PASSTWO$  (the text image of which was left in  $\triangle F$  by  $\triangle INTERLUDE$ ) and the following actions are carried out by the assembler functions called from  $\triangle PASSTWO$ .

1) Machine instructions (through the function  $\triangle GENWDS$ ) place the proper data and relocation bits into the vector  $\triangle MEM$ . If listing is required, the function  $\triangle PRT$  is called upon. Machine instructions (including DC) are the only instructions whose operands are evaluated during pass 2. When they are evaluated, the values of labels are those established by *ACONTEXT*.

- Functions EQU, ORG, DS and EXTRN only list (their functions having been completed before pass 2).
- 3) Comments are not executed. Therefore in order to list them, the print routine looks at the line following each one it prints to see if the successor is a comment. If it is, the successor is printed (and its successor checked). This procedure will guarantee listing of all comments except one appearing on line 1. For this case ASM must perform the check and call APRT if required.
- 4) ENTRY forms all of its listed items (entry labels) into the matrix  $\Delta ENL$ . The values of the items are taken from  $\Delta LC$ . Listing is performed as required.

At the end of pass 2 (if a listing is requested) the symbol table is printed. Error messages, if present, are listed and assembly is complete. The equivalent of the object code file is held in the global variables  $\Delta MEM$ ,  $\Delta ENL$ , and  $\Delta EXL$ .

#### ERROR CHECKING

Many of the errors in the source program will be detected by APL itself. If there are any syntax errors they will occur in pass 1. Assembly will stop and the user can usually correct them by editing the source program, and then resuming the assembly as he would the execution of any APL program. This should not be confusing because the APL error messages come out in the context of the source program. The code displayed is familiar to the user. This is contrary to the usual case where an APL error message is in the context of the assembler -- a program the user did not write. APL checking also eliminates considerable code that would have to be included in the typical assembler.

Value errors will occur either during pass 1 (when a label is misspelled or missing), or during the interlude (when the operand of a deferred instruction is not defined earlier in the source program). If the error in either of these cases is not in the line at which the assembler stopped, the assembly must be aborted before the correction is made. Otherwise, the line causing the error may be modified and the assembly resumed.

The assembler makes a number of checks itself  $\triangle GENWDS$  checks data and relocation bits it is passed for compatability. If they don't match an error message is issued, but the assembly continues. EQU, ORG and DS check their operands for proper shape and value and issue any needed error messages. All error messages are set up by a common routine,  $\triangle ERR$ .  $\triangle ERR$  places the message and line number on an error list. If no listing is

last in af by alwinking) and the following actions are carried

requested, the source line image is included on the list. At the end of assembly, any accumulated error messages are printed following the symbol table.

Some errors will escape detection. For example, duplicate labels will not be noticed. Some relocatable expressions (like A+B, A+X and X+1, where A and B are relocatable labels, and X is an external label) will be wrong without being noted. These could be detected at additional cost of assembly speed. There are no attempts to catch errors introduced through malicious use (such as real numbers or quoted strings in the operand fields). These errors will cause the assembler to stop with some APL error message (probably INDEX or DOMAIN error).

#### RELOCATION CONVENTIONS

For this particular machine architecture (16-bit words) it is convenient to include the relocation bits as part of the label value. These bits are the 17th and 18th bits (counting from the right) of a binary representation of the label value. Bit 17 is one if the value is relocatable. Bit 18 is one if the label is an external label. These values are easily tested for relocation type determination by the loader. The object code vector, *AMEM*, readily holds one 16-bit word plus two relocation bits per element. (On a S/370 implementation of APL up to 56 bits can be held per element.) The final format of the relocatable object code is beyond the scope of this report. Such a format depends heavily upon the relocating loader requirements. However, sufficient information is produced by the assembler to allow the construction of any desired format. Inclusion of an object code formatter would not appreciably increase assembly time.

### MACROS CARA SIDE STUDIES THE ASSAULT TO SECURITY AND THE STUDIES

This report describes only a basic assembler that has no macro capability. Implementation of macros so that macro definitions could appear as part of the source program would lead to relatively slow text processing. However, one can, without significant loss of execution speed, implement what are classically called "built in" macros. That is, one can implement APL functions which generate multiple machine instructions per invokation. Such APL functions can take on all of the properties generally associated with conditional macros. The only difference between these macros and definable macros is that they operate in terms of "inside the assembler" rather as part of the source language.

DRAWBACKS The fast assembly technique described above has a number of drawbacks, none judged to be serious. The source program format is dictated by APL syntax requirements. Labels must appear followed by a colon. (Some people will view this as an advantage.) Comments can appear only on comment lines (a distinct disadvantage). Operands must be evaluated right to left without operator precedence. This means that all operands but the rightmost must be enclosed in parentheses if they contain an operator. (See line 12 in SOURCE.) Program labels cannot be the same as op-codes because all names are in the same APL symbol table. The labels DUMP and ASM can't be used, though this restriction could be removed. (Note that all internal assembler functions and variables have names beginning with ' $\Delta$ '.) Neither more complete error checking, macro processing nor label-use recording can be achieved without considerable loss in assembly speed. Some features such as literals, hexadecimal and EBCDIC data specification are not included in the sample assembler, but could be added with little cost in speed or implementation time.

### TIMINGS AND CONCLUSIONS

The sample assembler has been tested and timed to a limited extent on an IBM S/370/145 (under VM/370) and on an IBM 5100. The timing formulas for assemblies with and without listings are shown below. The output from the assembly of our sample program is show in Figure 7 at the end of this report.

on	S/370/145 (with	microcode	assist)			Maxi	Lmum
	with listing	seconds =	.037xLINES	+	.141	1608	lpm
	without listing	seconds =	.029xLINES	+	.106	2077	lpm
on	5100						
	with listing	seconds =	5.71xLINES	+	22.5	11	lpm
	without listing	seconds =	2.70xLINES	+	16.7	22	lpm

The numbers following the formulas (under the heading "Maximum") give the maximum number of lines per minute achievable according to the formulas.

The fast assembler was implemented in two man-days, once the concept was perceived by the author. A similar assembler [1] using "typical" techniques was constructed by the author in about four man-weeks. It is estimated that only one or two man-days would be required to write and check out an assembler for any of a variety of typical machine architectures. This low implementation cost, coupled with the high execution speed brings the cost of the fast APL assembler to the point of viability in the realm of micro-computer economics.

### REFERENCES

- Myers, H. Joseph, and Friedl, Paul J., "A Terminal-Oriented Assembler/Simulator for System/7", IBM Scientific Center Report ZZ20-6412, December 1971. (IBM Internal Use Only.)
- IBM Coproration, "IBM System/360 Disk and Tape Operating System Assembler Language", Form C24-3414, 1969.

PAGE 15

ASM	SOURCE	E •		COUR				ACE 1
LOC OPR	OPND OI	PND OPND	MODA 3	SOUR		TE BROCRAW	A:NO HORE	AGE L
C			1	A SAM	ENTRY A	E PRUGRAM		
0000:			2		ENIRI A	t PERR		
0000:	0040 0	056	3		ADD NP.	VY		
0000:0038	0040 00	050	5	41	ADD NB I	0		
0006:0030	0040 00	040 0004	6	AI	TE NY CT	NR. A1		
0000.1057	0056 0	040 0008	7		CCOTO NI	B. EPR. A1. A	. 43. 44.45	5.46
0014.0056	0040 00	000 0004	1		CGOI O MI	J ERRYAL JAS	, a a a a a a a a a a a a a a a a a a a	.,
0034	0028 0	020 0022						
C	0054		81	o STA	RT OF BRA	NCH GROUP		
0028:0038	0042 00	064	9	A2	ADD NA.	VC		
0020:0000	0012 00	Charles and Charles	10	A3	EOU A2+4	41.0.00000000000		
002E:003B	0040 0	055	11	A4	ADD NB.	VX-1		
0034:0038	0007 0	001	12	A5	ADD(A1+1	1) · X2		
0034:0030	0000 FI	FFB	13	A6	ADDI X1	-5		
C	0000		14	A CON	STANTS			
0040:0003			15	NB	DC 3			
0042:			16	NA	DS 20			
0056:0005			17	NX	DC 5			
0064:			18	NC	<b>ORG</b> 100			
0064:002E			19	ERR	DC A4			
0066:			20		END			
			112.07	1.7241				
SYMBOL TAB	LE	140170						
A1	5 6=1	R 0006						
A2	9 40=	R 0028						
A3 1	0 44=1	R 002C						
A4 1	1 46=)	R 002E						
A5 1:	2 52=)	R 0034						
A6 1	3 58=)	R 003A						
ERR 1	9 100=)	R 0064						
NB 1	5 64=)	R 0040				1. 262, 2.03 4		
NA 1	6 66=)	R 0042						
NX 1	7 86=)	R 0056						
NC 1	8 100=	R 0064						
ENTRIES								
A4 =	1 40	6 1						
ERR =	1 100	0						
EXTERNAL S	YMBOLS						T+R SVCAS	
X1								
X2			1					
			F	lgure	7.	STHROL TAD		

```
PAGE 14
```

### A APPENDIX: A SAMPLE FAST ASSEMBLER

4	ASM $\Delta N$ ; $\Delta LSTSW$ ; $\Delta LCX$ ; $\Delta PASS2$ ; $\Delta H4$ ; $\Delta F$ ; $\Delta CONTEXT$ ; L	K65;□I0;	
	APGN; APGH; ALCT; ALV; AEQL; AERL; ASI; AMT; ALBL; L	THEX; ALC	
[1]	$\Delta MT \leftarrow \Delta E NL \leftarrow \Delta E QL \leftarrow \Delta E RL \leftarrow \Delta S Y \leftarrow \rho \Delta P G N \leftarrow \Delta L C T \leftarrow \Delta P A S S 2 \leftarrow []$	[0+0	
[2]	$\rightarrow \iota 2 > \rho \Delta L C X \leftarrow (1 \dagger \rho \Delta F \leftarrow L C R \Delta N) \dagger 0$		
[3]	$\Delta LSTSW = e \Delta N$		
[4]	$\Delta L V - 1 + \rho \Box L C \qquad 0 + E M = 10 G M$		
[5]	$\Delta LBL \leftarrow i 6$		
[6]	ΔK65+L2*16		
[7]	∆H4+4ρ16		
[8]	ΔEXL+0 0ρΔHEX+ 0123456789ABCDEF •		
[9]	AAN THANK OF BRANCH CROUP NAA		
[10]	∆PASS2⊷1 DK+MCOOK SA 16		
[11]	$\Delta PGH = [AV[5p169], LOC OPR OPND OPND OPND ;], PAGE$	',∆F	[0
[12]	FX AINTERLUDE		
[13]	APRSYM		
V			
V	Z+AINTERLUDE: I: J:K:L:M:N		
[1]	9 EXTRACT LINE LABELS (FOR SYMBOL TABLE)		
[2]	$ASY \leftarrow AF[:ALBL]$		
(3)	$I \leftarrow W/L \cap W \leftarrow \Lambda SYV = 1 : 1$		
[4]	ASY+ASY[I:]		
(51	$ASY = (N = 0 ASY) \circ (J = Y) \land SY = [:]) \Theta \land SY = [0, 5]]$		
[6]	O EXTRACT FOULDS LINES (FOR CONTEXT FUNCTION	71	
[7]	$K \leftarrow AF[L \leftarrow [0 < AFOL] / AFOL :]$	5 6=R 0	
181	C CREATE DASS 2 FUNCTION (DASS 1 LESS LABELS		
101	AFIO 1 AFI MADASSTWON	0 4444 0	
[ 101	AFLT: ALBL DE ALL TO THE MARE THAT BLD FOR		
(11)	$\Delta F[1, \Delta L D L] = N p (J = 1, 0) = 1 + 0 = 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0$	,]	
[11]	$\Delta r[\Delta L B L = 1, ] = (N = 7) J [ \Psi \Delta r[1, ]$	NOTIONA	
[12]	N CONVERT EQUIDS TO BEQUIADS (FOR CONTERT FO	NCIION,	
[13]			
[14]	I+(J+ASI), ++, A, , A, ++, O OGALC[(J+~ALBLe	AEQLI/ALB	6]
[15]	$K \leftarrow (-N) \varphi^* \leftarrow *, (3 \cup Q_L \circ \bullet +, 0), * \Delta^*, 0 \cup 1 \downarrow (N \leftarrow 1 + (\sim J))$	ΝJΦK	
[16]	R EXTRACT ORG LINES (FOR CONTEXT FUNCTION)		
[17]	$N \leftarrow \Delta F[L \leftarrow ](\Delta E Q L < 0) / \Delta E Q L; ]$		
[18]	$N \leftarrow ( \bullet L \circ \bullet + \circ 0 ) \circ \bullet \Delta \circ \circ N$		
[19]	A COMBINE SEGMENTS INTO CONTEXT FUNCTION		
[20]	$L \leftarrow 21[\rho Z \leftarrow (Z \neq ")/Z \leftarrow " \Delta CONTEXT; \Delta \Delta; \Delta PASSTWO", "$	; * , <b>ASY</b>	
[21]	$Z \leftarrow (L \uparrow Z), [0.5] L \uparrow \Delta \leftarrow \Delta K + \delta S + 0 \times \Delta L V \leftarrow -1 + \rho \Box L C$		
[22]	$I \leftarrow K \Delta V CAT N \Delta V CAT I$		
[23]	$\Delta EQL \leftarrow 0$ 2pK $\leftarrow (N/\Delta EQL)$ , ( $\sim N \leftarrow \Delta EQL > 0$ )/ $\Delta EQL$		
[24]	$Z \leftarrow Z  \Delta V CAT  I[A( K), (\sim \Delta LBL \in K) / \Delta LBL;]$		
[25]	$Z \leftarrow Z  \Delta V CAT  \Delta I NT 1$		
[26]	A PREPARE SYMBOL TABLE		
[27]	$\Delta SY - M + \Delta SY$		
[28]	$\Delta SY[I/\iota\rho I \leftarrow \Delta F[;0] = `A`;] \leftarrow [AV[255]$		
[29]	→L A # ≠ ΔF[1;0]		
[30]	$C - \Delta PRT 1$		

V

	V N AGENWDS A; I; J; L; M; T	
[1]	→∆PASS2/A1	
[2]	$\Delta LCX[1 \uparrow \Delta LV \uparrow [LC] \leftarrow 2 \times \rho N$	
[3]	<b>→</b> 0	
[4]	A1:L+[0.5×∆K65]T+∆LC[J+" \$ p∆LV \$ [LC	1 · · · · · · · · · · · · · · · · · · ·
[5]	$\rightarrow (0=I \leftarrow \rho N) / A4$	
[6]	$\rightarrow$ (NA.= $\Delta K65 \leq A \leftarrow I \uparrow A$ )/A3	
[7]	J DERRIRELOCATION ERROR!	
[8]	A3: ΔMEM[L+LI]←A	
[9]	A4: -L~ALSTSW	
[10	] $I \leftarrow , (Q \Delta H \in X [\Delta H 4 \top T, A]), $	
[11	] I[4]⊷*:*	
[12	] I APRT J	

A ASSEMBLER INSTRUCTIONS

```
V EQU L;I
      →△PASS2/A3×△LSTSW
[1]
[2]
      I⊷**p1t∆LVt□LC
[3]
      \rightarrow (1=L \leftarrow \rho, L)/A1
      I AERR(WL), OPERANDS DAAT BARA CHUR, TET, LINNA WEA-MARA
[4]
     A1:→(":" € △F[I; △LBL])/A2
[5]
      I AERR*LABEL MISSING*
[6]
[7]
      -0
[8]
     A2: AEQL-AEQL, I
[9]
      →0
[10] A3: AMT AGENWDS AMT
           Jallian 1/ (balled-ta, lattad-tata) / tatta Juj=01-bag=01-
    V
    \nabla Z+N \Delta EQU = L^{2}
      →((2×∆K65)>L)/A1
[1]
      N DERR® RELOCATION ERROR®
[2]
[3]
      L+0
[4] A1: \Delta EQL \leftarrow \Delta EQL, [0]N, Z \leftarrow 1 †L
```

```
∇ ORG L
[1]
       - APASS2/A1×ALSTSW
       AEQL-AEQL, - * * PALV 1 LC
[2]
[3]
       -0
    A1: AMT AGENWDS AMT
[4]
     V
     ▼ N ∆ORG L
[1]
       →(~2|L)/A1
       N AERR®ODD ORIGIN®
[2]
       L+L+1
[3]
      A1: \Delta\Delta + \Delta LCX[N] + (L + \Delta K65|L) - \Delta K65|\Delta LC[N]
[4]
[5]
       \Delta EQL \leftarrow \Delta EQL, [0]N, L+\Delta K65
[6]
       ALC +\AK65, ALCX
     V
```

```
PAGE 16
```

```
V DS L
                                                                                  TIMINICATIA ROSWINDS W M
[1]
           EQU L
        V Z←N ADS L
[1]
           \rightarrow (0 \leq L \leftarrow 1 \uparrow L) / A1
[2]
           N AERR ILLEGAL NEGATIVE
[3]
           L+0
[4]
         A1: \rightarrow (\Delta K65 > L)/A2
           N DERR®RELOCATION ERROR®
[5]
[6]
           L+0
[7]
         A2: Z \leftarrow \Delta LC[N]
[8]
            \Delta \Delta \leftarrow \Delta \Delta + \Delta L C X [N] \leftarrow L
[9]
           \Delta LC \leftrightarrow \Delta K65, \Delta LCX
       ∇ ENTRY L
           →△PASS2/A1+~△LSTSW
[1]
[2]
           ∆ENL → ∆ENL • L
[3]
           -0
[4]
         A1: AMT AGENWDS AMT
[5]
           →L2=pp∆ENL
           \Delta ENL \leftarrow \Delta SY[\Delta ENL;], '=', TQ(3, \Delta K65) T \Delta LC[\Delta ENL]
[6]
       \nabla EXTRN \Delta L; \Delta I; \Delta J; \Delta
           → △PASS2/ △1× △LSTSW
[1]
[2]
           \rightarrow \iota (0=1 \dagger 0 \rho \Delta L) \lor 0= \rho \cdot \Delta L
           \Delta J \leftarrow (\Delta J, \rho \Delta L) = 0, 1 + \Delta J \leftarrow \Delta I / \epsilon \rho \Delta I \leftarrow \Delta L = ","
[3]
           \rightarrow \iota \, 0 \not \models \rho \Delta J \leftarrow (0 = [NC \ \Delta J) \not \vdash \Delta J \leftarrow (\rho \Delta J) \rho (, \Delta J \leftarrow \Delta J \circ \cdot ) \iota [/\Delta J) \setminus (\sim \Delta I) / \Delta L
[4]
[5]
           ΔEXL←ΔEXL ΔVCAT ΔJ
           \Delta J \leftarrow ((1 \downarrow \rho \Delta J) \uparrow^{*} \Delta^{*}), [0] \Delta J \leftarrow \Delta J, ! \leftarrow !, \forall ((-1 \uparrow \rho \Delta J) \uparrow \iota 1 \uparrow \rho \Delta E X L) \circ \bullet +, \forall a \in \mathbb{Z}
[6]
           2×4K65
[7]
           ∎∏FX ∆J
[8]
           -0
         \Delta 1: \Delta MT \ \Delta GENWDS \ \Delta MT
[9]
       V
       ∇ END
           →A1×△PASS2∧△LSTSW
[1]
[2]
       A1: AMT AGENWDS AMT
       V
        V Z←I ΔVCAT J
[1] Z \leftarrow 0, 1 \uparrow (\rho I) \lceil \rho J
[2]
           Z \leftarrow ((Z[\rho I) \uparrow I), [0](Z[\rho J) \uparrow J
       V J AERR M
           [1]
[2]
           → ALSTSW/A1
           M+(29↑M), * | *, ΔF[J;]
[3]
[4] A1: \Delta ERL \leftarrow \Delta ERL, M
```

```
BL BOAR
```

VI APRI J.L	
$(1) \rightarrow i \sim \Delta LSISW$	
$\begin{bmatrix} 2 \end{bmatrix} A1: \rightarrow (0 < \Delta L CT \leftarrow \Delta L CT - 1) / A2$	
$[3] \qquad [\leftarrow (5 \times 1 = \Delta P G N) \downarrow \Delta P G H, \forall \Delta P G N \leftarrow \Delta P G N + 1$	
$[4]  \Delta L C T \leftarrow 60$	
$[5]  A2: \rightarrow (" = 1 \uparrow I) / A3$	A DESCRIPTION OF A DESC
$[6] L \leftarrow ((L \neq [AV[255])/L \leftarrow \Delta SY[J;]), \Delta F[J;])$	Edo Warnal populations in the
$[7] [\leftarrow (25 \dagger I), (4 \ 0 \forall J), " ", L ] 1 0 ]$	
$[8]  A3: \rightarrow (25 \ge \rho I) / A4$	
[9] [+25† <i>I</i> + <sup>1</sup> ,25↓ <i>I</i>	
[10] →A1	
$[11] A4: \rightarrow \iota (1 \uparrow \rho \Delta F) \leq J \leftarrow J + 1$	
[12] I+'C'	
$[13] \rightarrow A1 \times {}^{\circ} A^{\circ} = \Delta F[J;0]$	
V	
∇ ΔPRSYM;I;J;CR	
$[1] CR \leftarrow [AV[73]]$	
$[2] \rightarrow (\sim \Delta LSTSW) / A3$	
[3] →(0epASY+(~ASY[:0]e" ',□AV[255])	465Y)/A2
$[4] \rightarrow ((ALCT-5) > 2+110ASY)/A1$	
[5] $\Box + (\Lambda LCT + 6) \rho \Box AV[169]$	
[6] A1: C+CR. SYMBOL TABLE	
$[7] \qquad ASY = ASY = 0  0 \equiv ALBL = \{0, 5\} (\times J) \times AK65 $	$I \leftarrow [J \leftarrow \Delta LC [\Delta LBL]$
[8] $J = ASV_{*}^{*} = \frac{1}{2} R^{*} [2] [J = AK65]_{*}^{*} \cdot QA$	HEX[AH4T.J]
[9] Tel La ILA BCDEECHLIKLWNOPORSTUV	WXYZ!
$\begin{bmatrix} 10 \end{bmatrix} \Rightarrow (0 \circ 0 FNL) / 42$	V
(11) CECP. IENTRIES!	
[14] C. C. LEYTEDNAL SYNDOLS	
[14] C-CR, EXTERNAL SIMBOLS	
$\begin{bmatrix} 16 \end{bmatrix} A3:1 \leftarrow EX \Delta EXL$	
$\begin{bmatrix} 17 \end{bmatrix} \rightarrow i 0 = p \Delta E R L$	
[18] L+CR, 'ERRORS: , DERL	
V	
A MACHINE INSTRUCTIONS	
LITTE	
V ADD L	
[1] AADD T,F	
$[2] 0 1 1 \Delta GENWDS 59, L$	
▼	
▼ ADDI L	
[1] AADDI T,FI	
$[2] 0 1 0 \Delta GENWDS 61, L$	
V	
а А	
V GOTO L	Nº 191 91 91 91 5-2 111
[1] 0 1 AGENWDS 85,L	
🐥 🗸	

	▼ CGOTO L		
[1]	A CGOTO IX.ERR.L1.L2LN		
[2]	(0 1 0.11L=L) AGENWDS 86.L[0].(-2	oL) .14L -TOAA-TOAA-OI-IA	
		E-(Sx1+accv) (accv.vaccv-	
	T TE I		
	VIF L	CE IM NE OD IEL	
[1]	AIF A, $CP$ , $B$ , $LOC$ (WHERE $CP = GI$ , $EQ$ ,	GE, LI, NE OR LEI	
[2]	$0 1 1 1 \Delta GENWDS(87+L[1]), 1 0 1 1)$	L	
	V		
	▼ IFI L		
[1]	AIFI A, CP, BI, LOC (WHERE CP= GT, E)	Q, GE, LT, NE OR LE)	
[2]	0 1 0 1 \Delta GENWDS(32855+L[1]),1 0	l 1/L	
	▽		
	V DC L		
[1]	ADC V1.V2VN		
[2]	(L>AK65) AGENWDS L+.L		
	$\nabla$		
	CALIVEALITZE IVE		
	AUXILIARY FUNCTIONS		
	A ADAIDIANI FONCIIONS	ALLENCE, PRIVENT, TARKET	
	R 7-A		
641	V Z-A		
[1]		A A A A A A A A A A A A A A A A A A A	
[2]			
	v		
	$\forall Z \leftarrow DUMP N; I; J; K; L; CR; [IO$	-100/2419 g	
[1]	$Z \leftarrow 0 \rho CR \leftarrow [AV[73 + [I0 \leftarrow 0]]$		
[2]	N←L 2↑N+2		
[3]	<i>I</i> ← <i>N</i> [0]		
[4]	$N \leftarrow (-1 + \rho \Delta M E M) \lfloor (/2 \dagger N)$		
[5]	$A1: \rightarrow \iota N < I$	-+ D= DIRALL	
[6]	$\rightarrow ((K \neq 1) \land J[0] \land = J \leftarrow \Delta M E M [I + \iota K \leftarrow 8 [1 + N - 1])$	-I])/A2	
[7]	Z-Z, CR, ( 11 ACVH I × 2), ": ", ACVB J		
[8]	→A1,I←I+K		
[9]	A2:L←I		
[10	$A3: \rightarrow (N < I \leftarrow I + K) / A4$		
[11	$\rightarrow (J[0] \land = \Delta MEM[I + \kappa + 8[1 + N - 1])/A3$		
[12	A4: Z+Z.CR (ACVH 2×L). THRU	. (ACVH 2×I-1)."	
A 1994-94	CONTAIN . ACVB J[0]	A.T GOAA	
[13	l →A1		
	R		
	V Z-ACVH N	3 3004	
511	7- (0101034567804BCDEE1114 14 14	16T .N11.0 1	
[1]	2-114 0120400100ADCDEF [10 10 10	101 10 11 1 1	
	Y		
	T TACUP N		
6 4 3			
[1]			
[2]	Z←' RX'[Z[0;]×N≥0],[0]'0123456788	ABCDEF [1 012]	
[3]	Z+,Q1 0 1 1 1 1 0+Z		

### SCIENTIFIC CENTER REPORT INDEXING INFORMATION

1. AUTHOR(S) : H.J. M	9. SUBJECT INDEX TERMS APL	
2. TITLE : A Fast Assembly	Assemblers Performance	
3. ORIGINATING DEPARTMEN Palo Alto Scier		
4. REPORT NUMBER ZZ20-64 31		
5a. NUMBER OF PAGES 19	5b. NUMBER OF REFEREN O	ICES
6a. DATE COMPLETED May 5, 1976	6b. DATE OF IN June 1	NITIAL PRINTING 6c. DATE OF LAST PRINTING 976
environment	on an IBM System	370/145.

IBM INTERNAL USE ONLY

PADC : 18 · IBM

### SCIENTIFIC CENTER REPORT INDEXING INFORMATION

		TING St. DATE OF LAST PRINTING

IS VIRALWARD

A technique is described which reduces the cost of producing assemblers for a wide variety of machine architectures. Assembly is accomplished by executing each instruction of the source program as an APL function. An assembler has been generated capable of speeds of about 2000 lines per minute in an APL environment on an IBM System 370/145.

A RUHANS .

ASHO ESH TYNEMALINE NE

# TBM Palo Alto Scientific Center, P. O. Box 10500, Palo Alto, California 94304

0-1-0