

General characteristics

SDS 900 Series computers — the SDS 910, SDS 920, and SDS 930 — are a family of compatible general purpose digital computers designed for scientific and engineering computation and for real-time systems integration. High internal computing speeds, powerful instruction lists, and a large number of efficient input/output systems insure maximum speed and flexibility for a wide variety of applications. A large library of programs is available, including FORTRAN II; an Assembly system; a monitor-controlled Meta-Assembler; and a complete library of subroutines, diagnostics, and utility routines. SDS 900 Series computers provide more answers at lower cost, with greater reliability, than any other general purpose digital computers on the market today.

ments, but all three are compatible logically, electrically, and mechanically. Programs written for any 900 Series computer can be run without modification on any other computer in the series. All 900 Series peripheral equipment can be used without modification on all three machines.

This complete compatibility offers the user many advantages. For example, several different 900 Series computers can be installed within a given facility. If any one of these is unavailable, any of the others can be used directly, without reprogramming, or a particular program can be compiled on one computer and then run on another. As requirements increase, 900 Series computers can be interchanged without changing the interfacing between the computer and the associated equipment.

Each of the three 900 Series computers meets a different range of require-

All SDS 900 Series computers have the following characteristics:

- 24-bit word plus a parity bit
- 48-bit word for floating point arithmetic
- Binary, 2's complement arithmetic
- Single address instructions, that allow multi-level indexing and indirect addressing
- Complete program compatibility among all SDS 900 Series computers
- Automatic parity checking for all input/output operations and memory transfers
- Automatic subroutine handling with Programmed Operators
- Console display of all programmable registers, with extensive manual controls
- Comprehensive software package that includes FORTRAN II, MONARCH Monitor system, Symbolic Assemblers, and a complete set of arithmetic subroutines and utility programs
- A completely automatic priority interrupt system independent of normal input/output channels. Up to 1024 priority levels that can be individually enabled and disabled under program control
- Parallel Word input/output operations completely independent of normal buffered input/output channels
- Low power requirements
- Unique reliability through the use of all-silicon semi-conductors and an efficient logical design which radically reduces the component count







Individual characteristics

SDS 910-\$41,000 with 2048 words of memory and Paper Tape Reader

Basic core memory of 2048 words, expandable to 16,384 words, all directly addressable. Buffered I/O rates to 250,000 characters per second.

Add

Multiply

Execution times, including all accesses and indexing.

Fixed Point 16 µsec. 248 µsec.

Floating Point (24-bit fraction, 9-bit exponent) (39-bit fraction, 9-bit exponent) 440 µsec. Add 832 µsec. 504 µsec. Multiply 1696 µsec.



SDS 920 - \$83,000 with 4096 words of memory, Input/Output Typewriter, and Paper Tape Reader, Spooler, and Punch.

Basic core memory of 4096 words, expandable to 16,384 words, all directly addressable. Buffered I/O rates to 250,000 characters per second.

Execution times, including all accesses and indexing:

Fixed Point 16 µsec.

32 µsec.

Add Multiply

Floating Point (24-bit fraction, 9-bit exponent) (39-bit fraction, 9-bit exponent) 292 µsec. Add 368 µsec. 248 µsec. Multiply 600 µsec.



SDS 930-\$103,000 with 4096 words of memory, Control Console, 6-bit Time Multiplexed Communication Channel, and Input/Output Typewriter.

Basic core memory of 4096 words, expandable to 32,768 words, all directly addressable. Up to eight buffered I/O channels with rates to 2,000,000 characters per second. Input/Output simultaneous with computation, using an independent memory bank.

Add

Multiply

Divide

Execution times, including all accesses and indexing:

Fixed Point

3.85 µs

19.25 µ

3.85 µsec.	
7.7 µsec.	
19.25 usec.	

Floating Point

(24-bit fraction, 9-bit exponent)	(39-bit fraction,	9-bit exponent)	
31 µsec.	Add	91 µsec.	
59 µsec.	Multiply		
81 µsec.	Divide	162 µsec.	



SDS 900 Series computers have unusually fast and flexible input/output capabilities that permit the user to take full advantage of high internal computing speeds. The various input/output systems are designed so that 900 Series computers can be integrated into systems with a minimum of special hardware and programming. All 900 Series computers have the same types of input/output operation and use the same input/output devices. Programs

SDS 910 and 920

Buffered Input/Output: The SDS 910 and SDS 920 include as standard equipment a character-oriented, buffered I/O channel, the W Buffer, which processes 6-bit plus parity bit (IBM format) characters at rates up to 62,500 characters per second under program control. Parity generation and detection and word assembly and disassembly are automatic. Input/Output is time-multiplexed with computation, interrupting the main program each time a new word is to be loaded or unloaded from memory.

An optional Memory Interlace system operates in conjunction with the buffer to provide direct input/output communication with the core memory, without program intervention, at rates up to 62,500 characters per second. This system contains storage for the address of the first word and the number of words to be processed by the I/O operation. After the last word is processed, an interrupt is activated. Two memory cycles are required for each word transferred.

A second, optional channel, the Y Buffer, is available for applications that require simultaneous operation of two channels. It is identical to the W Buffer except that the character register can contain from 6 to 24 bits plus a parity bit. Using both buffers the computer can read a gapless magnetic tape and simultaneously write an IBM format tape. The Y Buffer operates with or without interlace and is capable of transfer rates up to 62,500 characters per second. An extended version of the Y Buffer is available that allows transfer rates up to 250,000 characters per second.

The three following types of input/output operation are completely independent of the I/O Buffers and are standard equipment.

Word Parallel I/O: Two standard instructions permit the input/output of a 24-bit word under program control. The PARALLEL INPUT (PIN) instruction places the information from 24 input lines into a specified memory location without disturbing the contents of any arithmetic register. The PARALLEL OUTPUT (POT) instruction places the information contained in a specified memory location onto 24 output lines. These instructions can be modified

SDS 930

The SDS 930 I/O system includes all of the I/O facilities of the SDS 910 and 920, so that both programming and equipment are fully compatible. However the SDS 930 has additional Buffered I/O capabilitity: up to eight channels as opposed to the two (W and Y) of the 910/920. Of these eight, four may be Time Multiplexed Channels and four may be Direct Access Channels.

Time Multiplexed Channels: One of these is standard equipment with the SDS 930. It is a 6-bit character channel, analogous to the W Buffer on the SDS 910 and SDS 920, and is capable of transfer rates in excess of 250,000 characters per second. Three additional Time Multiplexed Channels can be added to the SDS 930. These channels, like the Y Buffer, can be extended to 12 or 24 bits. Memory interlace is standard with all Time Multiplexed Channels.

Direct Access Channels: These channels provide for higher speed operation. As shown in the diagram, a separate path to the memory is provided so that computation is not interrupted if the address of the I/O information refers to a memory bank other than the one being used by the program. I/O operations, in this case, do not use any of the computer time available to the program proper. If the program and I/O operation access the same memory bank no overlapping occurs, and the I/O operation utilizes a single cycle of the memory for the transferral of information. Direct Access Channels operate either upon words or characters at the option of the programmer. In all other respects, the two types of Buffered I/O channels are identical. Up to four Direct Access Channels are available, each capable of data transmission in excess of 2,000,000 characters (500,000 words) per second.

In some applications, it is efficient for I/O operations to be controlled by an external system rather than by the computer. To meet this requirement,

written for the 910 or 920 will operate on any 900 Series machine; the SDS 930 has certain extended capabilities.

Data can be processed by 900 Series computers in the form of characters, words, or single bits. These three types of I/O plus a comprehensive priority interrupt system permit a virtually unlimited number and variety of peripheral devices to be used.

by indexing and/or indirect addressing for efficient parallel input/output of blocks of information. Control signals are provided which synchronize all operations. Note that the Word Parallel I/O system is independent of and in addition to the Buffered I/O system, so that the two can be operated simultaneously.

Single Bit Control and Sense: Two instructions provide for single bit, ON/OFF control signals. The first, EOM, transmits a control signal and a 15-bit address to an external connector. The second, SKS, selects an external line and skips as a function of the state of that line. Up to 16,000 different control signals can be transmitted, or up to 16,000 input signals can be sensed.

Priority Interrupt: The priority interrupt system of the 910 and 920 provides up to 1024 channels of interrupt, each with a unique priority and address in memory. Most of the functions of the interrupt system are provided by hardware in order to minimize the programming required to use the system. The number identifying a given channel indicates its priority and the position in memory to which the program jumps when the channel is activated. This results in an extremely fast response time because the program does not have to determine the appropriate response to an interrupt and choose the proper subroutine entry. If a given interrupt has been activated, the activation of a higher priority channel causes the program to jump to the address specified by that channel. When the higher priority has been processed, the program returns to the point in the lower priority processing at which the second interrupt occurred. If a lower priority channel is activated, this event is remembered and the interrupt is processed after the higher order processing is completed. This insures that the most important program is always running. The entire priority interrupt system can be enabled or disabled under program control if a given sequence of instructions is to be protected from interruption. Individual interrupts can be selectively armed or disarmed under program control to permit dynamic re-allocation of priorities as the program runs.

a Direct Memory Access connection is available for the SDS 930, which provides for accepting, from an external source, memory control addresses for the information to be stored into or read from memory. This feature is available as an option with any SDS 930 and is provided at no extra charge with a Direct Access Channel.



SDS 900 Series computers have numerous hardware features which greatly enhance both the ease and power of machine language programming. These include multi-level indexing and/or indirect addressing, one-cycle interregister transfers, and automatic interpretation of non-machine instructions. The latter feature is enabled through Programmed Operators (interpret instructions), which automatically initiate any one of 64 subroutines that may vary from time to time. Through Programmed Operators, complete program compatibility exists among all 900 Series Computers.

To exploit this wide spectrum of 900 Series hardware capability, SDS offers a comprehensive, modular software capability. From the basic Utility Programming System, HELP, to the powerful, batch-oriented Monitor, MONARCH, SDS provides a software/hardware balance with built-in growth potential. A large library of programs covering a variety of real-time applications and mathematical functions (such as matrix inversion) are available to the 900 Series user. The components of the standard 900 Series software package include:

HELP: The HELP Utility Programming System aids the small-machine user in the checkout and operation of machine language programs. HELP is completely modular so that the programmer need load only applicable parts. The entire HELP system can be loaded in less than 1800 memory locations.

SYMBOL: This two-pass assembly program provides for input of symbolic programs from typewriter, paper tape, cards, or magnetic tape. In addition to translating standard 900 Series instruction mnemonics and symbolic expressions, SYMBOL recognizes a variety of generative and non-generative directives that aid the user in coding and debugging his programs. Compatible with other 900 Series software components, SYMBOL also includes the capability to assemble machine-language FORTRAN subroutines.

META-SYMBOL: This advanced symbolic processor brings compiler-level capability to the machine-language programmer. A superset of SYMBOL,

the META-SYMBOL language includes general expressions, which may consist of one or more (list) items combined by arithmetic and/or Boolean operators. META-SYMBOL also has Function and Procedure capability, which permits the programmer to code in a high level, machine-independent language. Operationally, the assembler consists of an Encoder and a Translator. The Encoder compresses the input language to a fraction of its original size before it is processed by the Translator. The Translator allows source language modification with optional recovery of the resultant updated source code.

FORTRAN: SDS FORTRAN II represents a major breakthrough in the field of automatic programming. Using recursive techniques, SDS FORTRAN combines great speed, flexibility, and efficient object code, even in SDS computer systems with only 4096 words of memory. Although it features multi-level n-dimensional subscripting, mixed mode expressions, and "backward" DO-loops, the compiler occupies only 2500 memory locations. It allows over 300 variables, labels, etc., and compiles more than 200 statements per minute. Where possible, complete syntactic generality is permitted, with the result that the SDS FORTRAN language is a superset of most FORTRAN languages, even large-scale ones.

MONARCH: The 900 Series monitor is a batch-oriented operating system that provides large-scale processing power to the 900 Series user. The system requires two magnetic tape units, one of which is devoted to the system: MONARCH, META-SYMBOL, FORTRAN, plus library and utility programs provided with the system or added by the user. MONARCH operates under typewriter or card control and allows for batched assemblies, compilations and executions.

Users' Group: All SDS users are eligible to join the SDS Users' Group. The group provides a meeting ground for its many active members, in addition to a vehicle for program review and exchange.

SDS 900 Series peripheral equipment

A wide range of compatible peripheral equipment is available for use with SDS 900 Series computers. Each unit is controlled by its own coupling electronics and uses the built-in buffering system of the computers. Since interfacing is not required, peripheral devices can be used without modification with different 900 Series computers. Equipment available includes:

Paper Tape I/O Equipment High and low speed Card Readers High and low speed Card Punches High and low speed Line Printers Multi-density, high and low speed Magnetic Tape Units Magnetic Drums Magnetic Discs Digital Plotters Display Scopes MAGPAK Magnetic Tape System

1. Card Reader, SDS Model 9151, 200 Cards/min.

- Digital Plotter, SDS Model 9175, 300 increments per second, with an increment size of 0.01 inch.
- Line Printer, SDS Model 91740, 300 lines/min., 132 characters/line, 64 printable characters.
- Magnetic Tape Unit, SDS Model 92453, 96 Kc, 66.7 Kc, and 24 Kc character transfer rates, with recording density of 800, 556, and 200 bits per inch respectively.



SDS 900 Series instruction format

R X INSTRUCTION		1	A	ADDRESS FIELD	
		CODE			

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Bit Position Function

0

1

Relative Address Bit – A "one" in this position causes the standard loading programs to add the assigned instruction location to the address field contents prior to actual storage. This bit position is not sensed by central processor decoding logic.

Index Register Bit—A "one" in this position causes the contents of positions 10-23 of the index register to be added to the address portion of the instruction prior to execution.

Instruction Code – The contents of these bit positions determine the operation to be performed. Bit position 2 is used with Programmed Operators and is considered a part of the "tag" field (0-2).

Indirect Address Bit – A "one" in this position causes the computer to interpret the contents of positions 10-23 (possibly modified by indexing) as the address of the memory location where the effective address of the instruction may be found. A "zero" causes the contents of positions 10-23 (possibly modified by indexing) to be interpreted as the effective address of the instruction.

10-23

2-8

9

Address—The contents of these positions normally determine the memory address referenced by the instruction code. With the SDS 930, bit position 10 contains the Memory Extension Bit that controls addressing above location 8,191.

SDS 900 SERIES INSTRUCTION LIST

LOAD-STORE CLR CLAR CARA 2 2 2 LDA LOAD A 2 2 2 CAB COPY A INTO B 1	Instr	uction	SDS 910 1 cycle = 8 μsec.	SDS 920 1 cycle = 8 μsec.	SDS 930 1 cycle = 1.925 µsec.	Instr	uction	SDS 910 1 cycle = 8 μsec.	SDS 920 1 cycle = 8 μsec.	SDS 930 1 cycle = 1.925 μsec.	
LDA L	Rh	LOAD-STORE	S. A.E.		1941 231	0		CR.		E THE T	I
STA STORE A 3 3 CAB COPY A INTO B 1 1 STB STORE B 3 3 3 XAB EXCHANCE A AND B 1 1 1 STB STORE B 3 3 3 COPY A INTO B 1 1 1 STA STORE INDEX 2 2 2 CBA COPY A INTO B 1 1 1 STA STORE INDEX 2 2 2 CBA COPY A INTO A 1	LDA	LOAD A	2	2	2	CLR	CLEAR AB	1	1	1	E
LDB LOAD B 2<	STA	STORE A	3	3	3	CAB	COPY A INTO B	112011	1	1	L
STDE STORE B 3	LDB	LOAD B	2	2	2	CBA	COPY B INTO A		1	1	E
LDX LDAD INDEX 2 3 <t< td=""><td>STB</td><td>STORE B</td><td>3</td><td>3</td><td>3</td><td>XAB</td><td>EXCHANGE A AND B</td><td>1</td><td>1</td><td>1</td><td></td></t<>	STB	STORE B	3	3	3	XAB	EXCHANGE A AND B	1	1	1	
STX & STORE INDEX 3 3 3 3 3 ARC COPY A INTO B, CLEAR A 1 <td>LDX</td> <td>LOAD INDEX</td> <td>2</td> <td>2</td> <td>2</td> <td>BAC</td> <td>COPY B INTO A, CLEAR B</td> <td>1</td> <td>1</td> <td>1</td> <td></td>	LDX	LOAD INDEX	2	2	2	BAC	COPY B INTO A, CLEAR B	1	1	1	
XMA EXCHANCE M AND A 3 3 3 CXA COPY INDEX INTO A 1 1 ARTHMETIC Image: Comparison of the comparison o	STX	STORE INDEX	3	3	3	ABC	COPY A INTO B, CLEAR A	1	1	1	L
ARITHMETIC CAX COPY I 1 1 ADD ADD Mo A 2 1	XMA	EXCHANGE M AND A		3	3	CXA	COPY INDEX INTO A		1	1	E
ARITHMETICXXAEXCHANCE INDEX AND A11ADD ADD M to A222CRXCOPY BINTO INDEX11ADC ADD WITH CARRY222CRXCOPY DEV INTO B11ADA ADD A to M33XXBEXCHANCE INDEX AND B111MIN MEMORY INCREMENT33STESTORE EXPONENT111SUB SUBTRACT WITH CARRY22LDELOAD EXPONENT111MUL MULTIPLY44CNACOPY NEGATIVE INTO A111MUS MULTIPLY STEP2CNACOAD COPY NEGATIVE INTO A111MUS MULTIPLY STEP2SHIFTSHIFT2+N2-72BRU BRANCH SKIP22NICHEMENT INDEX1.21.22.2CAddBRN BRANCH SINDERANCH222CYNICHEMENT INDEX2.72SKS SKIP IF A EQUALS M2.32.32.3CONTROL2+NSee RSH2.7SKS SKIP IF A EQUALS M2.32.32.3CONTROL2+NSee RSH2.7SKS SKIP IF A EQUALS M2.32.32.3CONTROL1111SKN SKIP IF A GRATER2.32.32.32.3CONTROL2+NSee RSH2.7SKS SKIP IF A GOLAS222NOP NO OPERATION111111SKN SKIP IF A GOLAS MEGATIVE						CAX	COPY A INTO INDEX		1	1	
ADD A		ARITHMETIC				XXA	EXCHANGE INDEX AND A		1	1	1
ADC ADD	ADD	ADD M to A	2	2	2	CBX	COPY B INTO INDEX		1	1	P
ADM ADD 3 3 XXB EXCHANGE INDEX AND B 1 1 SUB SUBTRACT WIRNENT 3 3 STE STORE EXPONENT 1 1 SUB SUBTRACT WIRN CARRY 2 2 2 XE EXCHANCE EXPONENT 1 1 SUC SUBTRACT WIRN CARRY 2 2 XE EXCHANCE EXPONENT 1 1 MUL MULTIPLY 4 4 CNA COPY NEGATIVE INTO A 1 1 MUS MULTIPLY STEP 2 2 SHIFT Even 2+N 2+N 2 BRU BRANCH UNCONDITIONALLY 1	ADC	ADD WITH CARRY		2	2	CXB	COPY INDEX INTO B		1	1	Ł
MIN MEMORY INCREMENT 3 3 3 3 STE STORE EXPONENT 1 1 1 SUB SUBTRACT M FROM A 2 2 2 2 2 1	ADM	ADD A to M		3	3	XXB	EXCHANGE INDEX AND B		1	1	
SUB SUBTRACT M FROM A 2 2 2 1 1 1 SUC SUBTRACT M FROM A 2 2 2 1 1 1 SUC SUBTRACT MIT CARRY 2 2 2 1 1 1 MUL MULTIPLY STEP 2 2 10 1 1 1 1 MUS MULTIPLY STEP 2 2 10 1	MIN	MEMORY INCREMENT	3	3	3	STE	STORE EXPONENT		1	1	
SUC SUBTRACT WITH CARRY 2 2 2 MUL MULTIPLY 4 4 MUL MULTIPLY 4 4 MUS MULTIPLY 2 4 MUS MULTIPLY 2 4 MUS MULTIPLY 2 2 DIV DIVIDE 28 10 BRU MUCHMULTIPLY 1 1 1 BRU BRANCH-SKIP 5 5 6 6 BRU BRANCH-UNCONDITIONALLY 1 <td>SUB</td> <td>SUBTRACT M FROM A</td> <td>2</td> <td>2</td> <td>2</td> <td>LDE</td> <td>LOAD EXPONENT</td> <td></td> <td>1</td> <td>1</td> <td></td>	SUB	SUBTRACT M FROM A	2	2	2	LDE	LOAD EXPONENT		1	1	
MUL MULTIPLY 4 4 CNA COPY NEGATIVE INTO A 1 1 MUS MULTIPLY STEP 2 Strift Strift Strift Strift DIS DIVIDE STEP 2 Strift Strift Strift Strift 2 2 2 BRANCH-SKIP Even 2 2 0 0 0 2 2 2 BRU BRANCH UNCONDITIONALLY 1 1 1 1 2 2 2 0	SUC	SUBTRACT WITH CARRY		2	2	XEE	EXCHANGE EXPONENTS		1	1	L
MUS MULTIPLY STEP 2 DIV DIVDE 28 10 DIS DIVIDE 28 10 DIS DIVIDE 2 28 BRANCH-SKIP 2 2 BRU INCREMENT INDEX 1,2 1,2 AND BRANCH 2 2 BRM MARK PLACE AND BRANCH 2 2 BRM MARK PLACE AND BRANCH 2 2 SKS SKIP IF A SQUALS M 2,3 2,3 SKG SKIP IF A GREATER THAN M 2,3 2,3 SKM SKIP IF A MON B MASK 3 3 SKM SKIP IF A MON B MASK 3 3 SKM SKIP IF M and A DO NOT 2,3 2,3 2,3 SKM SKIP IF M and A DO NOT 2,3 2,3 2,3 SKM SKIP IF M and A DO NOT 2,3 2,3 2,3 SKM SKIP IF M and A DO NOT 2,3 2,3 2,3 AND SKIP LOGICAL INPUT/OUTPUT 1 1 ETR EXTRACT 2 2 2 2 ICO GICAL IOGICAL INPUT/OUTPUT AND SHAWI SHWIN READY 2+wait 3+wait 3+wait 3+wait 3+wait 3+wait 3+wait 3+wait 3+wait 3+wait 3+	MUL	MULTIPLY		4	4	CNA	COPY NEGATIVE INTO A		1	1	
Div Divide 28 10 SHIFT DIS Divide Step 2 BRANCH-SKIP 2 RSH RIGHT SHIFT AB 2+N 2+N 2-7 BRANCH-UNCONDITIONALLY 1 1 1 0dd 0dd BRN BRANCH-UNCONDITIONALLY 1 1 1 0dd 2+N 2+N <t< td=""><td>MUS</td><td>MULTIPLY STEP</td><td>2</td><td></td><td></td><td>T THE R.</td><td></td><td></td><td></td><td></td><td></td></t<>	MUS	MULTIPLY STEP	2			T THE R.					
Dis Divide step2High radHigh radEvenBRANCH-SKIP21111BRUBRANCH UNCONDITIONALLY1111BRXINCREMENT INDEX1/21/21/21/2AND BRANCH2222BRMRETURN BRANCH222SKESKIP IF SIGNAL NOT SET1/21/22/3SKGSKIP IF A EQUALS M2/32/32/3SKGSKIP IF A EQUALS M2/32/32/3SKGSKIP IF A EQUALS M2/32/32/3SKGSKIP IF M NEGATIVE2/32/32/3SKNSKIP IF M and A DO NOT2/32/32/3COMPARE ONES2/32/32/32/3SKDDIFFERENCE EXPONENTS2/32/32/3COMPARE ONES2/32/32/32/3SKDSKIPMad B DO NOT2/32/32/3COMPARE ONES2/32/32/32/3SKDDIFFERENCE EXPONENTS2/32/32/3COMPARE ONES2/32/32/32/3COMPARE ONES2/32/32/32/3COMPARE ONES2/32/32/32/3COMPARE ONES2/32/32/32/3COMPARE ONES2/32/32/32/3COMPARE ONES2/32/32/32/3COM PARE ONES2/32/32/3 <td< td=""><td>DIV</td><td>DIVIDE</td><td></td><td>28</td><td>10</td><td>-</td><td>SHIFT</td><td></td><td>-</td><td></td><td>E</td></td<>	DIV	DIVIDE		28	10	-	SHIFT		-		E
BRANCH-SKIP 2+N 2+N 2 2 BRU BRANCH UNCONDITIONALLY 1 1 1 0dd BRX INCREMENT INDEX 1,2 1,2 1,2 1,2 0dd BRM MAD BRANCH 2 2 2 2 2 2 1.5 2 2 2 2 1.5 2 2 2 1.5 2 2 2 1.5 1.2 1.2 2.3 2.3 2.3 2.3 2.3 NOD NOB NORMALIZE AND DECREMENT X 2+N See RSH 2-7 SKG SKIP IF A A EQUALS M 2.3 2.3 3 3 3 NOD NOB NORMALIZE AND DECREMENT X 2+N See RSH 2-7 SKM SKIP IF M ANGA TREAT THAN M 2.3 2.3 2.3 3 NOD NOB MORMALIZE AND DECREMENT X 2+N See RSH 2-7 SKA SKIP IF M and A DO NOT 2.3 2.3 2.3 2.3 2.3 2.3 2.3 <td< td=""><td>DIS</td><td>DIVIDE STEP</td><td>2</td><td></td><td></td><td>RSH</td><td>RIGHT SHIFT AB</td><td></td><td>Even</td><td></td><td>E</td></td<>	DIS	DIVIDE STEP	2			RSH	RIGHT SHIFT AB		Even		E
BRANCH UNCONDITIONALLY111BRUBRANCH UNCONDITIONALLY111BRXINCREMENT INDEX1,21,21,2AND BRANCH222BRMMARK PLACE AND BRANCH22SKSSKIP IF AGREATER THAN M2,32,3SKGSKIP IF A GREATER THAN M2,32,3SKRREDUCE M, SKIP IF A EQUALS M2,32,3SKRREDUCE M, SKIP IF A EQUALS M2,32,3SKRSKIP IF A GREATER THAN M2,32,3SKRSKIP IF A GREATER THAN M2,32,3SKRSKIP IF A BONOT2,32,3SKNSKIP IF A BONOT2,32,3COMPARE ONESCONTROLSKDDIFFERENCE EXPONENTS2,3SKDDIFFERENCE EXPONENTS2,3COGICALINPUT/OUTPUTITINDEX REGISTERCOR22YIM Y BUFFER INTO M WHEN READY 2+wait2+waitPOT PARALLEL UNPUT3+waitAND SKIP22MRGMERGE2COR22YIM Y BUFFER INTO M WHEN READY 2+waitPOT PARALLEL UNPUT1YIM Y BUFFER INTO M WHEN READY 2+waitPOT PARALLEL UNPUT1+waitPOT PARALLEL UNPUT1+waitPOT PARALLEL UNPUT1POT PARALLEL UNPUT1POT PARALLEL UNPUT1+waitPOT PARALLEL UNPUT1POT PARALLEL UNPUT1POT PARAL		PRANCH SKID				10		2+N	2+N	2-7	
BIRXINCREMENT INDREX1,21,21,21,21,2BRXINCREMENT INDREX1,21,21,21,2AND BRANCH222BRRRETURN BRANCH222SKSSkip IF SIGNAL NOT SET1,21,22,3SKGSkip IF A EQUALS M2,32,32,3SKGSkip IF A EQUALS M2,32,32,3SKGSkip IF A REATER THAN M2,32,32,3SKMSkip IF A REATER THAN M2,32,32,3SKMSkip IF A REATER THAN M2,32,32,3SKMSkip IF MAGATIVE333SKNSkip IF MAGATIVE2,32,32,3SKMSkip IF MAGATIVE2,32,32,3COMPARE ONES2,32,32,32,3SKDDIFFERENCE EXPONENTS2,32,32,3COMPARE ONES2,32,32,32,3SKDDIFFERENCE EXPONENTS2,32,32,3COMPARE ONES2221MIC MERGE2221MIC MERGE2221MIC MERGE2221REGISTER CHANGE1111CLACLEAR B1111CLACLEAR B1111CLACLEAR B1111CLACLEAR B1 <td>BBU</td> <td>BRANCH UNCONDITIONALLY</td> <td></td> <td>4</td> <td></td> <td>. Ver de</td> <td></td> <td></td> <td>2</td> <td></td> <td>E</td>	BBU	BRANCH UNCONDITIONALLY		4		. Ver de			2		E
AND BRANCH BRM MARK PLACE AND BRANCH1,21,21,22,2BRM BRR RETURN BRANCH2222BRR RETURN BRANCH222SKSSKIP IF SIGNAL NOT SET1,21,22,3SKGSKIP IF A EQUALS M2,32,32,3SKGSKIP IF A EQUALS M2,32,32,3SKGSKIP IF A EQUALS M2,32,32,3SKGSKIP IF A EQUALS M2,32,32,3SKRREDUCE M, SKIP IF NEGATIVE33SKNSKIP IF A =M ON B MASK33SKNSKIP IF M NEGATIVE2,32,3SKNSKIP IF M AND A DO NOT2,32,3COMPARE ONES2,32,32,3SKDDIFFERENCE EXPONENTS2,32,3AND SKIPImage And S DO NOT2,32,3SKDDIFFERENCE EXPONENTS2,32,3COMPARE ONES222INTO INDEX REGISTERImage And S H waitETREXTRACT22COR EXCLUSIVE OR22PORPARALLEL INPUT4+waitPREGISTER CHANGEImage And	BRX	INCREMENT INDEX	12	12	12				Odd		L
BRMMARK PLACE AND BRANCH222BRRRETURN BRANCH222SKSSKIP IF A SIGNAL NOT SET1.21.22.3SKSSKIP IF A EQUALS M2.32.32.3SKGSKIP IF A GREATER THAN M2.32.32.3SKGSKIP IF A GREATER THAN M2.32.32.3SKRREDUCE M, SKIP IF NEGATIVE333SKNSKIP IF A GREATER THAN M2.32.32.3SKNSKIP IF A GREATER THAN M2.32.32.3SKNSKIP IF MEGATIVE2.32.32.3SKNSKIP IF M and A DO NOT2.32.32.3COMPARE ONESCOMPARE ONES111SKDDIFFERENCE EXPONENTS2.32.32.3AND SKIPMINTO W BUFFER WHEN READY 2+ wait2+ wait2+ waitMRGMERGE2221ETREXTRACT2221MRGMERGE2221EOREXCLUSIVE OR2222REGISTER CHANGE1111CLACLEAR A1111CLACLEAR B1111CLACLEAR B1111CLACLEAR B1111CLACLEAR B1111CLACLEAR A111 <td>DHA</td> <td>AND BRANCH</td> <td>1,2</td> <td>1,2</td> <td>1,2</td> <td>all with</td> <td></td> <td></td> <td>2+N+1</td> <td></td> <td></td>	DHA	AND BRANCH	1,2	1,2	1,2	all with			2+N+1		
BRR BRR RETURN BRANCH2222SKSSKIP IF SIGNAL NOT SET1,21,22,3SKESKIP IF A EQUALS M2,32,32,3SKGSKIP IF A EQUALS M2,32,32,3SKGSKIP IF A GREATER THAN M2,32,32,3SKRREDUCE M, SKIP IF NEGATIVE33SKMSKIP IF A M NO B MASK33SKNSKIP IF M AND A DO NOT2,32,3COMPARE ONES2,32,32,3SKDDIFFERENCE EXPONENTS2,32,3AND SKIPLOGICAL2,32,3ETREXTRACT222MRGMERGE222EOREXCLUSIVE OR222REGISTER CHANGE111CLACLEAR A11CLACLEAR B11CLACLEAR B11CLACLEAR B11CLACLEAR A11CLACLEAR B11CLACLEAR B11CLACLEAR A11CLACLEAR A11CLACLEAR A11CLACLEAR A11CLACLEAR A11CLACLEAR A11CLACLEAR A11CLACLEAR A11CLACLEAR B11 </td <td>BRM</td> <td>MARK PLACE AND BRANCH</td> <td>2</td> <td>2</td> <td>2</td> <td>1.1.1.2</td> <td></td> <td></td> <td>2</td> <td></td> <td></td>	BRM	MARK PLACE AND BRANCH	2	2	2	1.1.1.2			2		
SKSSKIP IF SIGNAL NOT SET1,21,22,32,3SKESKIP IF A EQUALS M2,32,32,32,3SKGSKIP IF A GRATER THAN M2,32,32,3SKRREDUCE M, SKIP IF NEGATIVE33SKMSKIP IF A CREATER THAN M2,32,32,3SKMSKIP IF A CREATER THAN M2,32,32,3SKMSKIP IF M NEGATIVE2,32,32,3SKNSKIP IF M NEGATIVE2,32,32,3SKNSKIP IF M and A DO NOT2,32,32,3COMPARE ONESCOMPARE ONES111SKDDIFFERENCE EXPONENTS2,32,32,3AND SKIPLOGICALINPUT/OUTPUTINTO INDEX REGISTERETREXTRACT222MRGMERGE222EOREXCLUSIVE OR222REGISTER CHANGE111CLACLEAR A11CLACLEAR A11CLACLEAR B11CLACLEAR B11	BBB	BETURN BRANCH	2	2	2	RCY	RIGHT CYCLE AB	2+N	See RSH	2-7	
SKESKIP IF A EQUALS M2,32,32,3SKGSKIP IF A GREATER THAN M2,32,32,32,3SKRREDUCE M, SKIP IF A GREATER THAN M2,32,32,32,3SKRREDUCE M, SKIP IF NEGATIVE333SKMSKIP IF A=M ON B MASK333SKNSKIP IF M and A DO NOT2,32,32,3COMPARE ONES2,32,32,32,3SKDDIFFERENCE EXPONENTS2,32,32,3COMPARE ONES2,32,32,32,3SKDDIFFERENCE EXPONENTS2,32,32,3AND SKIPMINTO WBUFFER WHEN READY 2+ wait2+ wait2+ waitLOGICALVIM W BUFFER INTO M WHEN READY 2+ wait3+ wait3+ waitETREXTRACT2221MIYMRGMERGE2221MIYMRGMERGE222PORECOR222PORECOR222PORPARALLEL INPUT3+ wait3+ waitPINPARALLEL INPUT4+ wait4+ waitPINPARALLEL INPUT4+ wait4+ waitCLACLEAR A111CLBCLEAR B111CLACLEAR A111CLACLEAR B111CLACLEAR A111CLACLEAR B1 <td>SKS</td> <td>SKIP IF SIGNAL NOT SET</td> <td>1.2</td> <td>1.2</td> <td>23</td> <td>LSH</td> <td>LEFT SHIFT AB</td> <td>2+N</td> <td>See RSH</td> <td>2-7</td> <td>L</td>	SKS	SKIP IF SIGNAL NOT SET	1.2	1.2	23	LSH	LEFT SHIFT AB	2+N	See RSH	2-7	L
SKGSKIP IF A GREATER THAN M REDUCE M, SKIP IF NEGATIVE2,32,32,32,3SKRREDUCE M, SKIP IF NEGATIVE333SKNSKIP IF A=M ON B MASK333SKN SKIP IF M and A DO NOT2,32,32,31SKA SKIP IF M and A DO NOT2,32,32,31COMPARE ONES2,32,32,32,3SKD DIFFERENCE EXPONENTS2,32,32,3AND SKIP2,32,32,3LOGICALImput/outputMIW M INTO W BUFFER WHEN READY 2+wait2+waitETREXTRACT222MRGMERGE222POR222VIM WSUFFER INTO M WHEN READY 2+wait2+waitARG111REGISTER CHANGE11CLACLEAR A11CLACLEAR B11	SKE	SKIP IF A EQUALS M		2.3	23	LCY	LEFT CYCLE AB	2+N	See RSH	2-7	1
SKRREDUCE M, SKIP IF NEGATIVE333SKMSKIP IF A = M ON B MASK333SKNSKIP IF M NEGATIVE2,32,32,3SKASKIP IF M and A DO NOT2,32,32,3COMPARE ONES2,32,32,32,3SKBSKIP IF M and B DO NOT2,32,32,3COMPARE ONES2,32,32,32,3SKDDIFFERENCE EXPONENTS2,32,32,3AND SKIPMIWMINTO W BUFFER WHEN READY 2+ wait2+ waitLOGICALMIWMINTO W BUFFER INTO M WHEN READY 2+ wait3+ waitETREXTRACT222MRGMERGE222MRGMERGE222POTPARALLEL OUTPUT3+ wait3+ waitALLEL INPUT4+ wait4+ wait4+ waitPOTPARALLEL INPUT4+ wait4+ waitPOTPARALLEL INPUT111PINPARALLEL INPUT111CLACLEAR A111CLACLEAR B111CLACLEAR B111	SKG	SKIP IF A GREATER THAN M	2.3	2.3	2.3	NOD	NORMALIZE AND DECREMENT X	2+N	See RSH	2-7	E
SKMSKIP IF A = M ON B MASK33CONTROLSKNSKIP IF M NEGATIVE2,32,32,32,3SKASKIP IF M and A DO NOT2,32,32,3COMPARE ONES2,32,32,31SKBSKIP IF M and B DO NOT2,32,32,3COMPARE ONES2,32,32,32SKDDIFFERENCE EXPONENTS2,32,32,3AND SKIP2,32,32,31LOGICALImput/output111ETREXTRACT222MRGMERGE222EOREXCLUSIVE OR222REGISTER CHANGE1111CLACLEAR A1111CLACLEAR B1111CLACLEAR B1111CLA </td <td>SKR</td> <td>REDUCE M, SKIP IF NEGATIVE</td> <td></td> <td>3</td> <td>3</td> <td>bullets</td> <td></td> <td></td> <td></td> <td></td> <td></td>	SKR	REDUCE M, SKIP IF NEGATIVE		3	3	bullets					
SKNSKIP IF M NEGATIVE2.32.32.32.32.3SKASKIP IF M and A DO NOT2.32.32.32.3111SKBSKIP IF M and B DO NOT2.32.32.32.31111SKBSKIP IF M and B DO NOT2.32.32.32.311111SKDDIFFERENCE EXPONENTS2.32.32.32.3INPUT/OUTPUT1111SKDDIFFERENCE EXPONENTS2.32.32.31INPUT/OUTPUT1111ETREXTRACT2222MIWM INTO W BUFFER WHEN READY 2+wait2+wait3+wait3+wait3+waitETREXTRACT2222MIWM INTO Y BUFFER INTO M WHEN READY 2+wait2+wait2+wait2+waitEOREXCLUSIVE OR222YIMY BUFFER INTO M WHEN READY 3+wait3+wait3+wait3+waitREGISTER CHANGE222YIMY BUFFER INTO M WHEN READY 3+wait3+wait3+waitCLACLEAR A111111CLBCLEAR B111111CLBCLEAR B111111	SKM	SKIP IF A=M ON B MASK		3	3	in the second	CONTROL				L
SKASKIP IF M and A DO NOT2,32,32,32,32,3COMPARE ONES2,32,32,32,31111SKBSKIP IF M and B DO NOT2,32,32,32,32,32,32,3COMPARE ONES2,32,32,32,32,32,32,32,3SKDDIFFERENCE EXPONENTS2,32,32,32,31111LOGICALImput/outputMiWM INTO W BUFFER WHEN READY 2+ wait2+ wait2+ waitETREXTRACT2222MIYM INTO Y BUFFER WHEN READY 2+ wait2+ wait3+ waitMRGMERGE2222YIMY BUFFER INTO M WHEN READY 3+ wait3+ wait3+ waitEOREXCLUSIVE OR2222POTPARALLEL OUTPUT3+ wait3+ waitREGISTER CHANGE11111111CLACLEAR A1111111CLBCLEAR B11111111	SKN	SKIP IF M NEGATIVE	2,3	2,3	2,3	HLT	HALT	1	1	1	
COMPARE ONESSKBSKIP IF M and B DO NOT COMPARE ONES2,32,32,31111SKDDIFFERENCE EXPONENTS AND SKIP2,32,32,32,32,32,32,3INPUT/OUTPUT MIW M INTO W BUFFER WHEN READY 2+ wait WIM W BUFFER INTO M WHEN READY 2+ wait WIM W BUFFER INTO M WHEN READY 2+ wait WIM W BUFFER INTO M WHEN READY 2+ wait 2+ wait WIM W BUFFER INTO M WHEN READY 2+ wait 2+ wait 2+ wait 2+ wait 2+ wait 2+ wait 3+ wait 3+ wait 	SKA	SKIP IF M and A DO NOT	2,3	2,3	2,3	NOP	NO OPERATION	1	1	1	E
SKBSKIP IF M and B DO NOT COMPARE ONES2,32,		COMPARE ONES				EXU	EXECUTE	1	1	1	E
COMPARE ONESSKDDIFFERENCE EXPONENTS2,32,32,3AND SKIPINPUT/OUTPUTLOGICALINPUT/OUTPUTETREXTRACT222MRGMERGE222EOREXCLUSIVE OR222REGISTER CHANGEI111CLACLEAR A111CLBCLEAR B111	SKB	SKIP IF M and B DO NOT		2,3	2,3	EAX	COPY EFFECTIVE ADDRESS	2	2	2	
SKDDIFFERENCE EXPONENTS AND SKIP2,32,32,3LOGICALINPUT/OUTPUTMIWM INTO W BUFFER WHEN READY 2+ wait2+ wait2+ waitETREXTRACT222MIYM INTO Y BUFFER WHEN READY 2+ wait3+ wait3+ waitETREXTRACT222MIYM INTO Y BUFFER WHEN READY 2+ wait2+ wait2+ waitMRGMERGE222YIMY BUFFER INTO M WHEN READY 2+ wait2+ wait2+ waitEOREXCLUSIVE OR222POTPARALLEL OUTPUT3+ wait3+ waitPOTPARALLEL INPUT4+ wait3+ wait3+ wait3+ wait3+ waitREGISTER CHANGEI11111CLACLEAR A111111CLBCLEAR B111ACCESS CHANNELI11		COMPARE ONES					INTO INDEX REGISTER				L
AND SKIPINPUT/OUTPUTLOGICALMIWM INTO W BUFFER WHEN READY 2+wait2+wait2+wait3+waitETREXTRACT222MIYM INTO Y BUFFER WHEN READY 2+wait3+wait3+waitMRGMERGE222YIMY BUFFER INTO M WHEN READY 2+wait2+wait2+waitEOREXCLUSIVE OR222YIMY BUFFER INTO M WHEN READY 3+wait3+wait3+waitEOREXCLUSIVE OR222POTPARALLEL OUTPUT3+wait3+waitPINPARALLEL INPUT4+wait4+wait4+waitCLACLEAR A11111CLBCLEAR B111ACCESS CHANNEL12	SKD	DIFFERENCE EXPONENTS		2,3	2,3		University of the second s				
LOGICALMIWM INTO W BUFFER WHEN READY 2+ wait2+ wait2+ wait2+ waitETREXTRACT222WIMW BUFFER INTO M WHEN READY 3+ wait3+ wait3+ waitMRGMERGE222YIMY BUFFER WHEN READY 3+ wait3+ wait3+ waitEOREXCLUSIVE OR222YIMY BUFFER INTO M WHEN READY 3+ wait3+ wait3+ waitPOTPARALLEL OUTPUT3+ wait3+ wait3+ wait3+ waitPINPARALLEL INPUT4+ wait4+ wait4+ waitPINPARALLEL INPUT4+ wait4+ wait4+ waitCLACLEAR A1111CLBCLEAR B11111		AND SKIP				1	INPUT/OUTPUT				
LOGICALWIMW BUFFER INTO M WHEN READY 3+ wait3+ wait3+ waitETREXTRACT222MIYM INTO Y BUFFER WHEN READY 2+ wait2+ wait2+ waitMRGMERGE222YIMY BUFFER INTO M WHEN READY 3+ wait3+ wait3+ waitEOREXCLUSIVE OR222POTPARALLEL OUTPUT3+ wait3+ waitPOTPARALLEL INPUT4+ wait3+ wait3+ wait3+ waitPINPARALLEL INPUT4+ wait4+ wait4+ waitCLACLEAR A11111CLBCLEAR B11111						MIW	M INTO W BUFFER WHEN READY	2+wait	2+wait	2+wait	
ETREXTRACT2222MRGMERGE2222MRGMERGE2222EOREXCLUSIVE OR2222POTPARALLEL OUTPUT3+wait3+wait3+waitPINPARALLEL INPUT4+wait4+waitPINPARALLEL INPUT4+wait4+waitCLACLEAR A111CLBCLEAR B111		LOGICAL				WIM	W BUFFER INTO M WHEN READY	3+wait	3+wait	3+wait	E
MRGMERGE2222YIMY BUFFER INTO M WHEN READY 3+ wait3+ wait3+ waitEOREXCLUSIVE OR222POTPARALLEL OUTPUT3+ wait3+ wait3+ waitPINPARALLEL INPUT4+ wait4+ wait4+ wait4+ wait4+ waitREGISTER CHANGE11111CLACLEAR A11111CLBCLEAR B11111	ETR	EXTRACT	2	2	2	MIY	M INTO Y BUFFER WHEN READY	2+wait	2+wait	2+wait	Ľ
EOREXCLUSIVE OR2222POTPARALLEL OUTPOT3+ wait3+ wait3+ waitREGISTER CHANGEPINPARALLEL INPUT4+ wait4+ wait4+ wait4+ waitCLACLEAR A111111CLBCLEAR B111111	MRG	MERGE	2	2	2	YIM	Y BUFFER INTO M WHEN READY	3+wait	3+wait	3+wait	1
REGISTER CHANGEPIN PARALLEL INPUT4+wait4+wait4+wait4+waitREGISTER CHANGEEOM ENERGIZE OUTPUT M1111CLA CLEAR A111111CLB CLEAR B111111I111111	EOH	EXCLUSIVE OR	2	2	2	POT	PARALLEL OUTPUT	3+wait	3+wait	3+wait	1
CLA CLEAR A 1 1 1 1 CLB CLEAR B 1 1 1 ACCESS CHANNEL		DECISTER OUNDE				FON	ENERGIZE OUTPUT M	4+wait	4+wait	4+wait	F
CLB CLEAR B 1 1 ACCESS CHANNEL 1	01.4	CLEAD A				EOM	ENERGIZE OUTPUT TO DIDECT	1	1		
	CLA	CLEAR R		1		200	ACCESS CHANNEL				
	OLD	ULLAN D					ACCECC CHANNEL				

SDS 900 Series computers are easily integrated into a wide range of realtime data acquisition and control systems. SDS offers a complete line of all-silicon systems building blocks, including: analog-to-digital and digitalto-analog converters, amplifiers, multiplexers, and digital logic circuit modules. These devices are all compatible with SDS 900 Series computers and peripheral equipment so that the construction of a complex system simply requires the inter-connecting of the various elements, without expensive design engineering. Some typical systems are illustrated below.



Data acquisition system

)

Analog signals of various sorts are multiplexed, under program control, into the analog-to-digital converter. The computer reads the converter output, together with other direct digital inputs, and performs the following functions:

- 1. Performs zero and full-scale corrections
- 2. Converts data to engineering units
- Formats converted data for recording on magnetic tape, and displays selected data points

Typical numbers of inputs that can be processed by the three computers are: SDS 910: 1500/sec.; SDS 920: 3000/sec.; SDS 930: 12,000/sec. These rates are typical and may vary with specific system requirements.









REGIONAL OFFICES

Northeast 125-10 Queens Blvd. Kew Gardens, N.Y. (212) Liggett 4-9898

Southeast 1145 Nineteenth St., N.W. Washington, D.C. (202) 337-6838

Midwest 3150 Des Plaines Ave. Des Plaines, III. (312) 824-8147

West 1649 Seventh St. Santa Monica, Calif. (213) UPton 0-5471

DISTRICT OFFICES

69 Hickory Dr. Newton Lower Falls, Mass. (617) 899-4700 35 Camelot Dr. Plymouth Meeting, Pa. (215) TAylor 8-8074

One Parkway Center 875 Greentree Rd. Pittsburgh, Pa. (412) 921-3640

Holiday Office Center Huntsville, Ala. (205) 881-5746

16 South Bumby St. Orlando, Fla. (305) 425-4611

3334 Richmond Ave. Houston, Texas (713) JAckson 6-2693

Sunnyvale Office Center 505 West Olive Ave. Sunnyvale, Calif. (408) 736-9193

Fountain Professional Bldg. 9000 Menaul Blvd., N.E. Albuquerque, N. Mex.

FOREIGN REPRESENTATIVES

Europe CECIS 14 Rue de la Baume Paris 8^e, France

Canada INSTRONICS, Ltd. P. O. Box 100 Stittsville Ontario, Canada

Japan F. Kanematsu & Co. Inc. Central P. O. Box 141 New Kaijo Bldg. Marunouchi Tokyo, Japan

Australia RACAL Pty. Ltd. 5 Ridge St. N. Sydney NSW, Australia