


A Short Description of the ELAN assembler language for the EL-XD

The EL-XD is a machine with a word length of 27 bits, the 15 least significant of which may serve as the address part of an instruction. Standard size of memory may be considered to be 32 K, expandable in 16 K modules to 256 K. In the following the contents of memory location y will be denoted by $M[y]$.

Integers are represented in the "ones complement" method, giving rise to two representations of zero ($+0$ and -0).

Real numbers are represented by two consecutive words : "head" and "tail".

The bits may be numbered b_{53} (most significant) ... b_0 (least significant)



b_{26} contains the sign of the mantissa (sign of the real number).
 b_{41} contains a copy of b_{26} .

$b_{40} - b_{27} - b_{26}$ form the mantissa, to be considered as an integer of capacity $\pm 2^{140}$.

$b_{52} - b_{42}$ form the (11 bit) exponent.

b_{53} is the sign of the exponent.

~~The representation is such that for interpretation of~~
~~If the sign of the mantissa is -, then $b_{53} - b_{42}$~~
~~will be inverted.~~

Therefore: inversion of a real number can be accomplished by simple inversion of both head and tail.

Standardized representation of real numbers is such that the exponent is as close to 0 as possible (without losing accuracy ^{always}). In particular integers $< 2^{140}$ are represented

with exponent zero, so reals may serve as semi-long integers.

More in particular; integers $< 2^{126}$ are represented in the tail of a real in exactly the same way as single length integers.

The instruction-code is one-address, usually containing a registername and a memory-operand. If we want to denote the address of a memory location instead of its contents we may write:
 $: M[x]$ (the address of \dots)
A short hand version for (as an example): $M[324]$
is simply "324".

The memory operand in an instruction may usually take on several forms which we will discuss later. For the time being we will denote any memory operand by x .

We will "discuss" the registers and instructions pertaining to them.

There are three integer registers A, S and B.
The following set of instructions is similar for each of these three

	$A = x$	$S = x$	$B = x$	(= becomes)
$A := A + x$	$A + x$			
	$A - x$			
	$A = -x$			
	$x = A$			
	$x = -A$			
$x := x + A$	$x + A$			
	$x - A$			
<u>PLUS A(x)</u>		These two leave their result in both A and x		
<u>MIN A(x)</u>		*) see overleaf		

The B-register is almost exclusively used as a stack-pointer so in the ELAN-code of the system it will be found only very rarely in instructions like

* For the A and S registers two logical operations exist, viz.

1) $A \text{ (or } S\text{)} ^{+'} x$

$A \text{ (or } S\text{)} ^{+'} -x$ (This means that x will be inverted before the operation takes place)

2) $A \text{ (or } S\text{)} ^{*'} x$

$A \text{ (or } S\text{)} ^{*'} -x$


here '+' denotes a bit by bit addition without carry

and '*' denotes the bit by bit "logical and"

the above.

In integer multiplication and division A and S may together serve as a double-length register (we won't go into details here)

In A and S shifting operations are possible



Normalizing instructions (not very important)
NORA, NORAS, NORAS

Multiplication and division

MUL S(xc), MUL AS(xc), DIV AS(xc), DIV A(xc)
TENS, TENAS (fast multiplication by 10)
→ delivers result in AS as well

The F-register

All floating operations are performed in the F-register. As we have already seen some of these may actually be operations on integers. As a matter of fact the object code of ALGOL-programs performs all arithmetic in the F-register.

The following instructions pertain to the F-registers

$$\begin{array}{l} F = xc \\ F = -xc \\ F + xc \\ F - xc \\ F * xc \end{array}$$

$$\begin{array}{l} F / xc \\ xc = F \\ xc = -F \end{array}$$

If α is not an "immediate" operand (see later) then these instructions always select two memory locations viz., head and tail of α . $F = M[y]$ selects $M[y]$ and $M[y+1]$.

A modification of this set of F-instructions exists that selects only one memory operand. They are written with G instead of F.

$G = \alpha$	} Puts the tail of F with α , the head
$G = -\alpha$	
$G + \alpha$	} Perform the specified operations in F with the one word integer memory operand.
$G - \alpha$	
$G * \alpha$	
G / α	
$\alpha = G$	} the contents of the tail of F are transferred to α ,
$\alpha = -G$	

The instruction counter T.

The T register contains the address of the next instruction to be executed. The 18 least significant bits form the address, the remaining 9 bits are the so called small (one-bit) registers.

Three of these are:

- 1) the condition "yes" or "no"
- 2) the last sign "+" or "-"
- 3) the interruptability of
the central processor "deaf" or "hearing"

Whenever a subroutine-jump occurs the current value of T (including small registers) is stored in a specified location, this is the socalled link.

The value of T may be changed by any of the following transfer of control-instructions

JUMP (x)

"JUMP over x instructions"
i.e. add x to T and continue
instruction fetch at $M[T]$.

GOTO (x) \rightsquigarrow

"set T equal to x and
continue. If x is an address
then interpretation is straightforward
if x is however of the form
 $M[y]$ then transfer of control
takes place to the address to
be found in $M[y]$. $M[y]$
apparently contains the "link".

T is set to the least
significant bits of x

Small registers however remain unchanged.

GOTO_R (x)

↓ restoring

T is set equal to x

This instruction is similar to
GOTO, now however the small
registers are restored in the
way they are found in the link

SUBC (x)

" has the same effect as GOTO
but leaves the present value of
T on top of the stack ($M[B]$)
as a future link, increasing B
by 1 .

SUBCD (x)

" like SUBC but with the added
effect of making the machine
"deaf" (uninterruptible)

There is a set of other SUBROUTINE-jumps that leaves
their link in any of memory locations $M[0]$ through $M[23]$
but, for one exception, they are not used in our system.

Execute instructions:

DO ($M[x]$) executes the instruction on $M[x]$ and
continues with the instruction following DO, unless
 $M[x]$ contains a transfer of control instruction.

DOS ($M[x]$) is like DO but as a side effect
S will be filled with : $M[x]$
(see next page)

Operands

Operands may be of 4 types

1) Static .

Such operands are of the form $M[x]$ and denote the contents of memory location x

2) Immediate

They are written as : $M[x]$ and denote the address of memory location x , this may be abbreviated into simply x .

As an example: $A + ; M[1]$ may (and will) be written as $A + 1$

3) B-modified

Such operands have the form $M[B \pm x]$ and denote the contents of the memory location the address of which is calculated by adding x to the value of B .

Usually x is a small ~~positive or negative~~ integer since B is used as the top of stack pointer

4) Dynamic

The operand may appear in any of the following forms MG , MA , MS , MC , MT , MD , M_p each followed by an increment that may range from -256 to +255.

In M_p p stands for any ~~number~~ ^{integer} from 0 to 57
 M_p addressing is used for addressing variables declared at different block-heights,

MG , MA , MS [i]

Denote the contents of the memory location the address of which is obtained by adding i to the 18 least sign. bits of F-tail, A, S respectively

The address operator : is allowed, so

$A = : MS[3]$ is short for $A = S$
 $A + 3$

in case $b_{26} - b_{18}$ of $S = 0 - 0$

MC

like MG, MA, MS, but with the B register.
 Depending on the type of instruction
 in which this operand occurs the value
 of B is increased by 1 or 2,
 In most cases the situation is very obvious
 A few examples:

ARG

$$MG = G : M[B] := F \text{-tail}; B := B + 1$$

$$F = MC[-2] \quad F := M[B-2], M[B-1]; B := B - 2$$

GOTOR(MC[-1]) Return to the link
 left on top of the stack by the last
 subroutine-call and restore small registers
 as before call. Decrease B by one.

DO(MC[-1]) Fetch instruction from top
 of stack and execute it; $B := B - 1$

(A multiple assignment is usually represented by as
 many DO(MC[-1]) as there are elements in the
 left hand list)

Operands of type :MC do not change the value of B.

MT

like the above but with the T-registers.
 Caters for relative addressing within pieces
 of code that are relocatable. In particular
 a lot of use is made of subroutine-calls of
 the type SUBC(; MT[x]) and fetch-
 instructions like $G = MT[x]$.

MD

like the above, however now D functions as
 the modifying register. In actual fact $M[63]$
 serves the role of the D- (for display) register
 so now an extra memory contact is necessary
 for MD-addressing

M_p

Now MD[p] serves as the modifier (2 extra
 memory contacts). Let D point to the
 socalled display then the elements in this
 display point to the ^{bare address} ~~base~~ of the local
 variables of block height 0, 1, 2, ..., as
 many as are in existence. (No more than 5)

Changing context means changing the value of D ($M[63]$) to let it point to another display.

The object-code of an ALGOL-program satisfies the convention that the A-register always equals the display element of the current block(s) so that local variables may be referenced through MA-addressing instead of M_{PL} -addressing.

Instruction-modification

A large number of instructions may be modified by adding a "condition-following" and/or "condition-setting" variant.

1) Condition-following

An instruction may be preceded by "Y," or "N," implying that the instruction will only be executed if the condition-register is on "yes" or "no" ~~otherwise~~ respectively, otherwise it will be skipped.

2) Condition-setting

The setting of the condition-register may be achieved by instructions ending with ",P", ",Z", ",E"

The register will be set to yes or no depending on the arithmetic result of the instruction

,P sets to "yes" if sign bit positive, otherwise "no"

,Z " " " if result zero (all bits equal), " "

,E " " " if result has the same sign as the last-sign register, otherwise "n8"

The last-sign register is set to the sign of the arithmetic result of all instructions that are ~~not~~ "condition-setting"

3) Undisturbed

Preceding an A or S instruction by "U," allows to test for the result without altering the contents of A or S.

Example: let $A = 2000$

then "U, A = MA, Z" will set the condition register depending on whether the contents of $M[2000]$ are zero

Upon completion of this instruction still $A = 2000$

A few shortcomings of the (short) 27 bit instruction lag

- 1) Since two bits are set aside for U, Y, N, nothing a combination of Y or N and U is not allowed
- 2) G instructions are coded as U, F - instructions so no actual "undisturbed F instructions" are possible
- 3) On account of 2) no Y or N G-instructions are allowed (This is really a nuisance)

Special memory locations

As we have already seen $M[0]$ through $M[23]$ may serve as locations for links used in (not used in our system) with the exception of $M[17]$ where the link of ~~occurrence~~ of an interrupt is stored.

$M[24]$ through $M[28]$ contain the instructions that are executed upon occurrence of several types of interrupts as if they were executed on account of a DO -instruction.

We only use $M[24]$. It contains the instruction $SUB17$ (:INTERRUPT PROGRAM), which upon execution will leave the old link (not : $M[24]$) in $M[17]$ and transfer control to the interrupt program.

memory locations 57 through 63 denote F-head, F-tail, A, S, B, T, D respectively. $M[57]$ through $M[62]$ do not exist as such, but allow us to write instructions like

$A = G$ (machine-coded as $A = M[58]$)

"copy tail of F in A"

$U, S = T, P$ (coded as $U, S = M[62], P$)

"to test for the sign bit (one of the small registers) of T"
(used in evaluation of Boolean expressions)

$M[64]$ through $M[255]$ are communication channels with the peripheral computer in which four consecutive words are reserved per peripheral device, allowing for a maximum of 48 devices to be hooked on the EL-X8. The communication commands will not be discussed here. (They may be found in EWD140 and EWD14g)

The ELAN-assembler

we use is an ALGOL-program.

Its input consists of flexosciter tape containing the ELAN-code of (parts of) the system. Its output is punched binary tape that may load the system into a virgin machine.

The first part of the input consists of the table in which the assembler is aquainted with

1) the symbolic names of constants and assembly-parameters

2) Fixed layout of part of core memory and symbolic ^{name}
for physical addresses

3) Symbolic names for dynamic addresses. Most of these are of the form $M_0[q]$, some dynamic addresses of the ALGOL-translator however go as deep as M_7 -addressing (local variables of procedures declared within procedures)

4) Symbolic names of virtual addresses ("invariant addresses"). They are introduced in the table between " s " and " t ". The length of such a segment ^{way} never exceeds 512 (one fixed page size.)

Every piece of $s \ t$ reserves one word in core for the "segment variable" to describe the actual location of the segment.

*) During the introduction of static addresses some very frequently used operations are introduced by symbolic names derived from the current static address.

The value of which will be ^{as constant} introduced by the name UV allowing us to write UV instead of SUBCD(:UVOP[2])

Constants between apostrophes are octal constants

After introduction of the table a small piece of "virgin input" follows. This contains the program that reads in the remainder of the system, checks parity, and finally performs transition to the "system in action". The system itself consists of pieces of consecutive text preceded by a heading, with the symbolic name of the (virtual) address where this piece of text is to be placed and the length of this piece of text.

For reasons of efficiency the translator uses a table of its own in which all system-addresses it needs are incorporated (due care has been taken that these addresses in the two tables do coincide). The two tables could be merged into one.