Rfithe

October 24, 1956

COMPANY CONFIDENTIAL

Link Exchange Memo No. 7

The Synthesis of a Sequential Circuit in the Link Exchange

Summary

1

By considering triggers as delay circuits, it is possible to handle sequential circuits in the same manner as combinatorial circuits. The following is an example of this method.

Sequential and Combinatorial Circuits

In a combinatorial circuit, any given input produces a definite output, the nature of which is determined in advance. In a sequential circuit, the output is a function not only of the input, but is also a function of the state of the circuit. In other words, a sequential circuit has a history, resulting from previous inputs, which is a factor in the present functioning of the circuit. These past inputs can be represented by recirculating delay lines. For example the trigger



can be represented as follows, with n representing the time of an input or



Memo No. 7

This trigger circuit can be symbolized by the recursive

expression:

$$A_n = X_n V A(n-1) \overline{D}_n$$

where A(n-1) is the previous state of the circuit, produced by prior inputs.

Assuming the original state of the circuit to be zero, we can represent the history of the circuit as follows:

> Ao = Xo V A(-1) \overline{D}_0 = 0 A₁ = X₁ V Ao \overline{D}_1 = X₁ V 0 = X₁ A₂ = X₂ V A₁ \overline{D}_2 = X₂ V X₁ \overline{D}_2 A₃ = X₃ V A₂ \overline{D}_3 = X₃ V (X₂ V X₁ \overline{D}_2) \overline{D}_3 = X₃ V (X₂ V X₁ \overline{D}_2) \overline{D}_3 = X₃ V (X₂ V X₁ \overline{D}_2) \overline{D}_3 = X₃ V (X₂ V X₁ \overline{D}_2) \overline{D}_3 A₄ = X₄ V A₃ \overline{D}_4 = X₄ V (X₃ V X₂ \overline{D}_3 V X₁ \overline{D}_2 \overline{D}_3) \overline{D}_4 = X₄ V X₃ \overline{D}_4 V X₂ \overline{D}_3 \overline{D}_4 V X₁ \overline{D}_2 \overline{D}_3 \overline{D}_4 A_n = X_n V X(n-1) \overline{D}_n V X(n-2) $\overline{D}(n-1)$ \overline{D}_n V...V X₁ \overline{D}_2 \overline{D}_3 ... \overline{D}_n An output is thus the result either of a present input, or of

some past input not followed by an inhibition.

Channel Selection in the Link Exchange

A circuit is required in the Link Exchange which will assign channels upon the receiving of a service request. The circuit should always assign the first available channel. For example, if Channel I and III

М	emo	No.	7

...

..

2a TRUTH TABLE FIGURE 1

October 24, 1956

,

				-		distance into other	A long to the state of the stat			ing an a submittened latinal strate share where and
• x _n	A ¹ (n-1)	$A^2(n-1)$	$A^{3}(n-1)$	t D ¹ (n-1)	u D ² (n-1)		A ¹ _n	A ² n	A ³ _n	B _n
0	0	0	0	0	0		0	0	0	0
0	0	0	0	0	1		0	0	0	0
0	0	0	0	• 10. 477 - 52 (10. 10. 10. 10. 10. 10. 10. 10. 10. 10.	0		0	0	0	0
0	0	0	0	1	1		0	0	0	0
0	0	0	1	0	0		0	0	1	0
0	Ō	0	1	0	1	+	0	0	1	0
Õ		Ô	1	1	0	- montional -	Ő	Õ	1	0
0	-	Õ	1	a dan dan ta sa	1		Õ	Ň	1	0
Ő	Ŏ	1	0		Î Î			1		0
0	0	1		Ó.	ana kana mata na kana kana kana kana na kana na ka	al a na an a			Ő	0
n in the second s	0	1		1	Î.		Ŏ	1	0	
0	Ň	* ******		4. 	1	hairmh	0	0	0	0
	A CONTRACTOR OF A CONTRACTOR	1	1	. /2-10, MATERIA & MANAGARAN 201-				**************************************	1	
Ň	Ň	L satur sur sur sur sur			_{ค.ศ.}				1	
		4 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 -	a second statements and second statements an	1 1	an a	Lines		1	<u>1</u>	0
0		1		1 · · · · · · · · · · · · · · · · · · ·	1		V A	U T	- 1	U A
			1		1	1	1	0	1	V
	L L 1	U O	U		U 1 1	-		U Name (1997) - 19 - 19 - 19 - 19 - 19 - 19 - 19 - 1	, in the second s	0
	L 1		U			.		V National Contract of the Con		V
U	L.		0		0			0		
U		La de la compañía de			L 10000-1000-100-100-100-100-100-100-100-	-	na ana ana ana ana ana ana ana ana ana		U 1	
		U C	L.		u and the second s	e en	ng salatang tanan salat salat salat salat salat sa	U 1. szecesete szeceset előszete előse		0
			A C C ALL COMMUNICATION COMMUNICATION OF THE PARTY		L	f.		U	1	
U	1	0				ļ				
	L.	O	1	l Linnerskerskerskerskerskerskerskerskerskersk	1	1	0	0	1	0
0			0	0		ļ.,,	1	1	0	
	1	1 	0	0	lan in the second s		1 	0	0	0
	1	l. Second and the second	0	n an	n i s O ni sant ni nga angan sinangan i sa		n the second	l Land the second states and a second	n O Sert solation (1979) - M <u>a</u> r Salaka and a salah dari	0
	1	1	0	an and the feedback of the second states of	anter interest of the state of the state of the		0 	0		0
	a ser a s	le si la companya	1	0	O a serie de la construcción de		. I	l The second states of the second states and	1 	1
0		1	1	0 • • • • • • • • • • • • • • • • • • •	1 		AND DESCRIPTION OF THE OWNER	0. 	ourrenter and the second s]	
0	1	. 1.	1 Antonia and a strategy of the lost of	l	r O Lana ingé cha tita canana ingeré in iné adhé-hélain.	and the second	0	l. The second se	1 na fistas freitri tea particia dan sa	
0	1	1	1	1	1		0	0	1	0
1	0	0	0	0	0		1	0	0	0
1	0	0	0	0	1		1	0	0	0
1	0	0	0		0		1 	0	0	0
	0	0	0	1	1		1	0	0	0
	0		· 1				1	0	1 	0
	0 1	0	1	0	l. National and the state of th	1	· 1	0	1. ////	0
1	0	0	1]	0		1	0	1	0
1	0	0	1	1	1		1	0	1	0
1	0	1	0	0	0		1	1		
1	0	1	0	0	1			0	0	
	0	1	0	1	0	1	l.	1	0	0
		1	0	1	1		L	0	0	0
1	0	1	1	0	0		1	1	1	1
1	. 0	1	1 1	0	1		1	0	1	0
1	0	1	1		0		1	1	1.	1
				n an tha an	n takan ta ta ta ang kanang manang manang Tang manang ma	1	r Myrin - na na sgengter i ge n Maryanski _n agela o	1981 (p. 17) 198 (Kontaero, 1984) - Alaon Anto -	an a	ા છે. આ ગામ આ ગામમાં આ ગામમાં આ ગામમાં આવ્યું છે. આ ગામમાં
	1	1	. 1	1		11 1				1

...

TRUTH TABLE CONT. October 25, 1956 Figure 1 Memo No. 7

							L			
• p X _n	A ¹ (n-1)	A ² (n-1)	s A ³ (n-1)	t D ¹ (n-1)	D ² (n-1)	2	A ^l n	A ² n	A ³ n	B _n
1	0	1	1	1	1,612,001 million we have been a start of the different block with a start of the s	1	1		1 1 1	0
1	1	0	0	0	0		1	1	0	0
1	1	0	0	0	1		1	1	0	0
1	1	0	0	1 1	0	198 9 and 33 477	1	0	0	o se
1	1	0	0	1	1	PROBATANE APRIL	10-10 102860-10-10 800 0002000 401650000-000	0	0	0
1	1	0	1	0	0		1	1	1	1
1	1	0	1	0	1 1	a in, i gant contract (and yand	1	1	1	1
1	1		1	1		1-1497 -1 4074444	1	0	1	
1	1	Ó	1	1	екличение и толовон и неловони и неловорование и неловорование и неловорование на неловорование на неловоровани 1		1	0	1	0
	1 .	ан арагын алар алар алар алар алар алар алар ала	0	0	0	e succest estre	1	1 1	1	1
	1188 ar - Ex Philippi picetti ana ar a	1	0	0	1. 	A.(.). (.). (.). (.). (.). (.).	el non no d'Antarizzation presenta en 134 a 1	na l'arcaltan Concarcera Archeo 1	0	0
1	1		0	1	ο το	91-040-8904-1	a raan to the statuest based for a statues 1	1 1	0	
1	1	1,	ана на на съеди и сталани на съедини 1 стала стала и стала стала стала и стала 1 стала ст	1	1		1	0	0	он. _{Ма} нынын объемттертте О
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1	1	1	0	0	nalat din kata 2 at	1	1100002-0-5-0-0-11 1-10000000000000000000000000	1	1
1	1	1	1	ан и и инализии на у силони сон с на висовани О	1	трасарыца	1 1	1 1	1	onenski (negar over en den ski negar og som
1+	1	1.150 m - 100 , 1 in particular and given have , 11 ac	1	1	0		1	1	1	1
1	1	1	1	1	1		1 1	0 0	1	
			stan 1879 art allef schargen namen ar You die sie Anders' ar	دا هوستان ایرون بازین به ها وی برنجون با وی ایران از بازی ا			aglandig digi gi gang di yang managar awa (gi yang yang minara)	() 		a a ga faga ya na na gang kanana na n
							5. 			

are unassigned, a service request should cause the assigning of Channel I. Channels can be disconnected at random, but a disconnect signal cannot occur at the same time as a service request. When all channels are assigned, a busy signal is to be produced.

Figure 1 shows a truth table expressing these conditions.

The following inputs are regarded as present:

 X_n = service request $A^1(n-1)$ = state of assignment of Channel I $A^2(n-1)$ = state of assignment of Channel II $A^3(n-1)$ = state of assignment of Channel III $D^1(n-1)$ = disconnect signal for Channel I $D^2(n-1)$ = Disconnect signal for Channel II

To avoid expanding the truth table, a $D^3(n-1)$ signal for disconnecting Channel III was not included. The subscript (n-1) attached to the disconnect signals is intended to represent a disconnect signal occurring sometime between <u>n-1</u> and n. The literals, "p", "q", "r", "s", "t", "u" can be used to facilitate handling the symbols in the truth table.

The outputs are:

 $A_n^l = signal assigning Channel I$ $<math>A_n^2 = signal assigning Channel II$ $A_n^3 = signal assigning Channel III$ $<math>B_n = busy signal$

All input conditions for these outputs are disjoined in

the usual manner, and the resulting expressions simplified. The following are the final expressions for the outputs:

-3-

$$\begin{aligned} A_{n}^{1} &= X_{n} \quad V \; A^{1}(n-1) \; \overline{D}(n-1) \\ A_{n}^{2} &= A^{2}(n-1) \; \overline{D}^{2}(n-1) \; V \; X_{n} \; A^{1}(n-1) \; \overline{D}^{1}(n-1) \\ A_{n}^{3} &= A^{3}(n-1) \; V \; X_{n} \; A^{1}(n-1) \; A^{2}(n-1) \; \overline{D}^{1}(n-1) \; \overline{D}^{2}(n-1) \\ B_{n}^{2} X_{n} \left[A^{1}(n-1) \; \overline{D}^{1}(n-1) \; (A^{3}(n-1) \; V \; A^{2}(n-1) \; \overline{D}^{2}(n-1)) \; V \; A^{2}(n-1) \; \overline{D}^{2}(n-1) \right] \\ & \quad V \; A^{1}(n-1) \; A^{2}(n-1) \; A^{3}(n-1) \; \overline{D}^{1}(n-1) \; \overline{D}^{2}(n-1) \end{aligned}$$

To draw the actual circuit it is merely necessary to

interpose a delay after, say, A_n to create A(n-1). Since this is a multiple output circuit, a degree of skill is required for using common factors in the most advantageous way.



Memo No. 7

We may now replace the delay-line circuits by

triggers, to obtain the following circuit:



-5-

Memo No. 7

This circuit contains three "and" gates, as compared with seven in the circuit prepared without the aid of Boolean algebra, which is

shown in the diagram below.

WHD: ja

W. H. Desmonde

