

IBM Meeting concerning announcement of new machine

C. Heud:

Machine Speed: 10 Mipses arithmetic unit.



memory needs a read time of fraction of μs to be consistent

- high speed switching
- high speed memory,
- machine org. to utilize


L. Hunter:

Ferrite core material


straight up to 30-40 mps




Switching Time τ
= ten %




- Speed is limited by slope of curve: speed of motion of domain walls
 - can cut size of domain walls
 - can operate at higher field H_c is higher for smaller grains




Consider toroid with 2 extra holes



if x current is in, y is out same as diving whole core.
if current goes thru x or y only set up a local flux path around hole.



is this right for y or?




get crescent shaped flux path. does not change S appreciably,

If X & Y both are pulsed, get a pulse from S,

Initial Flux pattern X Y S Final Flux Pattern


	inner	outer	X	Y	S	inner	outer	
(0)	-	-	+	0	0	+	-	(0)
(0)	-	-	0	+	0	+	-	(0)
	-	-	+	+	+	+	+	(0) reading a one
	+	-	+	0	0	+	-	
	-	-	-	-	0	-	-	zero undisturbed
	+	-	-	-	0	-	-	zero disturbed

call "coincident flux" system; old form is "coincident current" system, with this system - no longer dependent on size of hysteresis loop, so can use poorer loop i.e. use faster materials



can go to 100 mps switching time

Exp. Switching Times




- can use slopper driving pulses, because of knee.
- also temperature difficulties are much smaller, no moving thresholds,

But Each drive line must have full current, not just half, also actually switch some material near hole so need more power.


$\frac{1}{2} \mu s$ includes addressing, pulsing, + restoring,

Coincident Flux Plane



can put any no of
inhibit lines thru
array


Large Memory Timing



limitation is transit
time down lines

High Speed transistors:

- Typical alloy junction transistors:



dissolve p type impurities on 2 sides
has very high p type region, sharp boundary

α cut off freq. of transistor


$$f_{\alpha}^{co} = 2.14 / w^2 \quad \text{Mc} \quad w = \text{mils}$$

Susceptible to "punch thru" failure; depletion layer widens out until it touches emitter.


$$V_p = 630 \frac{w^2}{\rho} \quad \leftarrow \text{resistivity of base regions} \quad \text{ohm-cm}$$

Can speed up by putting a field.

- can put in a perm. field by diffusing atoms of n-type in gaseous phase



then override this by previous alloy method



$$\text{limit is } f_{\alpha}^{co} = 8 \times 2.14 / w^2$$

is higher freq. & no punch thru,

exp. qualification is best.

$w \approx 0.5 - 0.3 \text{ mil}$


Heard: production of a transistorized Machine state in Jan,

Logical organization:

- do useful arithmetic longer % of time,
- would like joint committee to agree on final order structure of machine

Stone Junwell:

Sample Machine Organization



Decimal - floating or fixed machine - address index registers.

Full automatic checking

- 4 add-subtr 0.6 µs (6 pulse times)
- 8 mult 1.2 µs (12 pulse times)
- divide 1.8 µs

memory 40,000 words.

large degree of simultaneity of parts - multiplex
Fast tapes

Selector Systems (series of transpax)

- three arithmetic units
- two fast memories are separate - no overall clock can get words every 0.25 µs holds in its register.
- Memories are labeled serially - need not consider separately
- word size 12 digit + 2 exp. + sign digit

control of logic is in parallel.

- works ahead as much as 9 orders looking for indices, etc.

ahead of arithmetic,

- on transfers; will go ahead on "main branch";

- This multiplexing is automatic - needs no special coding,

- 100 transistor triggers which record situations in various parts of machine, overflows, etc.

- also have error triggers

- also I.O. triggers (status)

- some triggers set by program

- some by console switches,

These can be interrogated in groups, patterns of logic can be checked in one order, "on," "off," or "don't care";

Instruction Set: ≈ 100 instructions

Address System: modified single address system

Storage addr. + index registers + operation bits

I.O. equipment:

all std. IBM equipment,

1000 LPM printer, 704 tapes

and fast tapes not now available, purpose: for large data problems,

can read into any 10,000 memory, another can be read out of another, while calc. goes on in parallel

Speed: 2,400,000 bits/sec

20 information tracks (2" wide tape), 500 bits/inch

$\frac{4}{5}$'s of bits are information, every $\frac{1}{5}$ th is timing bit,
go into register (4 words of data) which smoothes out timing

Tape speed 300"/sec,

compare to NORC:

4 tracks

704 rev/min 500"/sec

500 bits/inch

142"/sec

Question: what is information flow in & out of machine?

can use RAM(?) disk memory or drums

Registers: Input-Output Exchange Register - transfers to
register ~~to~~ of appropriate high speed mem,

card reader: 500 cards/min or 1000 cards/min

Some Comparisons of Problems:

701: 40,000 μ s/point Chevy lie prof
 New Machine: 94 μ s (not counting tapes)
 NORC: 170 x norc speed

mpy 704: 240 μ s 1.2 μ s
 Floating + 704: 84 μ s 0.6 μ s


Roughly 100 times 704 speed

Automatic Programming:

Cathode Ray Tube (visual or camera)

Gene Amdahl:


Control Unit




conditional
 & transfers etc are done here

3 registers "backlog" of operations to be performed.

can make 5 refs. to memory




or



about 4 orders in this region

Or one can ignore the above and lose the 3 or 4 pass times.

Addressing of Memories:



so sequencing addresses, one gets advantage of access time,

Fast Mem.	Read	Box #
FM	Write	"
LM	Read	"
LM	Write	"

Length of operation

these are generated in Control Decoder
& passed down to Auth. Decoder
& use them for rules of calling

J. Griffith: Mesh $50 \times 50 = 3,250$ words

95 μ s per point

0.25 sec/At

1000 cycles = 250 sec 4 min,

In detail

41.1 1st pass
53.8 2nd pass

95 μ s

= { 7 μ s address calc
35.4 computation
50. access time

these two overlap,

$\frac{35.4}{41.1} = 85\%$ efficient for one accumulator & 3 level decoder,

\$3.5M Relays late 1958 (39 mos) Cost guess \$100,000 per mo,
gain about 2 yrs?

Last 12 mos, - factory planning & setting up production.

Real speed gain is in asynchronous nature of machine.

Example: Instrns 9 R.O. MM4
10 A.R. → ~~TR~~ T.R. (Transistor Register)

Note T.Reg.
for other than
~~all~~ indexing

11 R.O. T.R. FL. x

12 Auth. U. → T.R.

13 Lcd Control Acc

14 MM3 → AR

15 Ld CA

16 MM1 → AR FL -

17 AR → TR

18 Lcd CA

19 MM4 → AR.

~~Comments~~ Comments for testing: checks interlocks if I.O. unit is available

No. of Transistors: less than 40,000.

(20-40,000 hours life seems average life)

Adder: Matrix is used: get add in 1 pulse time (650 time)

Matrix Statistics: 5 adds per mpy,
2 or 3 mpy per die]