

at STRGIC H discussion

Sept 20, 1955

IBM Meeting concerning announcement of new machine


C. Hard:

Machine Speed: 10 Mipses arithmetic unit.


memory needs a read time of fraction of μ s to be consistent

- { - high speed switching
- { - high speed memory,
- machine org. to utilize


L. Hunter:





- i. Speed is limited by slope of curve: speed of motion of domain walls
 - can cut size of domain walls
 - can operate at higher field H_c is higher for smaller grains



Consider toroid with 2 extra holes



if X current is in, Y is out same as driving whole core.
if current goes thru X or Y only set up a local flux with annular hole.



get crescent shaped flux path. Does not change S appreciably,

If X & Y both are pulsed, get a pulse from S.

Initial Flux pattern XY S Final Flux Pattern

inner outer

(a)

+ 0 0

inner outer
+ -

(b)

(b)

0 + 0

+ -

(c)

(c)

+ + +

+ +

(d)

reading a one

+

+ 0 0

+ -

-

- - 0

- -

+

- - 0


- -

zero undisturbed
zero disturbed


call "coincident flux" system; old form is "coincident current" system,

with this system - no longer dependent on knee of hysteresis loop,

so can use poor loop i.e., use faster materials



can go to 100 mps switching time




Exp. Switching Times

- can use slopper driving pulses, because of knee.
- also temperature difficulties are much smaller, no moving thresholds,

But Each drive line must have full current, not just half.
also actually switch some material near hole so need more power.


$\frac{1}{2}$ μ s includes addressing, pulsing, & restoring.

Coincident Flux Plane



can put any no of
inhibit lines thru
array


Large Memory Timing.



limitation is transit
time down lines

- High Speed transistors:

- Typical alloy junction transistors:



has isoline p type impurities on 2 sides
has very high p type region. sharp boundary
x cut off freq. of transistor


$$f_{\alpha}^{co} = 2.14 / w^2 \text{ Mc} \quad w = \text{mils}$$

Susceptible to "punch thru" failure; depletion layer widens out until it touches emitter.


$$V_p = 630 w^2 / \rho \text{ volts/cm} \quad \rho = \text{resistivity of base region}$$

Can speed up by putting a field.

- can put in a permanent field by diffusing atoms of n-type in gaseous phase



Then override this by previous alloy method




limit is $f_{\alpha}^{co} = 8 \times 2.14 / w^2$ exp. generation is best.
in higher freq. & no punch thru, $w \approx 0.5 - 0.3 \text{ mil}$

Hard: production of a transistorized Machine state in Jan,
Logical organization)

- do useful arithmetic longer % of time,
- would like joint committee to agree on final order structures of machine

Steve Tunwell:

Sample Machine Organization



Decimal - floating or fixed machine - address index registers.

full automatic checking

add-subtr 0.6 μ s (6 pulse times)

mult 1.2 μ s (12 pulse times)

divide 1.8 μ s

memory 40,000 words.

large degree of simultaneity of parts - multiplex
Fast tapes

Selection Systems (sees of transfer)

- three arithmetic units
- two fast memories are separate - no overall clock, can get words every 0.25 μ s holds in its register.

- Memories are labeled serially - need not consider separately

- word size 12 digit + 2 sign + sign digit

control of logic is in parallel.

- works ahead as much as 9 orders looking for indices, etc.
- ahead of arithmetic,
- on transfers: will go ahead on "main branch".
- This multiplexing is automatic - needs no special coding.

- 100 transistor triggers which record situations in various parts of machine, overflows, etc.
- also have error triggers
- also I.O. triggers (status)
- some triggers set by program
- some by console switches.

These can be interrogated in groups, patterns of logic can be checked in one order, "on", "off", or "don't care".

Instruction Set: \approx 100 instructions

Address System: modified single address system

Storage addr. + index registers + operation bits

I.O. equipment:

all std. IBM equipment, 1000 LPM printer, 704 tapes and fast tapes not now available, purpose: for large data problems, can read into any 10,000 memory, another can be read out of another, while calc. goes on in parallel

Speed: 2,400,000 bits/sec

20 information tracks (2" wide tape), 500 bits/inch

$\frac{4}{5}$'s of bits are information, every $\frac{1}{5}$ th is timing bit,
go into register (4 words of data) which smooths out timing

Tape speed 300 "/sec.

compare to NRC:

4 Tracks 704 rev/min 500 "/sec
500 bits/inch
142 "/sec

Question: what is information flow in & out of machine?
can use RAM(?) disk memory or drums

Registers: Input-Output Exchange Register - transfer to
register ~~storage~~ of appropriate high speed mem,

card reader: 500 cards/min or 1000 cards/min

Some Comparisons of Problems:

701 : 40,000 μ s / point Chevy Rie prof
New Machines 94 μ s (not counting tapes)
VORC : 170 x New speed

Mpx 704 : 240 μ s 1.2 μ s
Floating + 704 : 84 μ s 0.6 μ s


Roughly 100 Times 704 speed



Automatic Programming :

Cathode Ray Tube (visual or camera)

Gene Amdahl:

Control Unit






about 4 orders in this region

Or one can ignore the above and lose the 3 or 4 pale times.

Addressing of Memories:



so reusing address, one gets advantage of reusing time,

Fast Mem. Read Box #

FM Write "

LM Read "

LM Write "

Length of operation

These are generated in Control Decoder
& passed down to Auto. Decoder
& use them for rules of calling

J. Griffith : Mesh $50 \times 50 = 32,500$ wds

$95\ \mu s$ per point

$0.25\ sec/AT$

$1000\ cycles = 250\ sec = 4\ min$,

In detail $\frac{41.1}{53.8} \frac{1st\ pass}{2nd\ pass} = \left\{ \begin{array}{l} 7\ \mu s\ address\ calc \\ 35.4\ computation \\ 50.\ access\ time \end{array} \right. \text{ These two overlap, } }$

$\frac{35.4}{41.1} = 85\%$ efficient for one accumulator & 3 level decoder.

~~\$3.5M Delivery late 1958 (39 mos) Cost guess \$100,000 per mo,
gain about 2 yrs?~~

Last 12 mos, factory planning & setting up production.

Real speed gain is in asynchronous nature of machine.

Example : Instructions

| | |
|----|--|
| 9 | R.O. MM4 |
| 10 | AR \rightarrow TR TR. (Transistor Register) |
| 11 | R.O. T.R. Fl, X |
| 12 | Auth U. \rightarrow T.R. |
| 13 | Lod Control Acc |
| 14 | MM ₃ \rightarrow AR |
| 15 | Ld CA |
| 16 | MM ₁ \rightarrow AR Fl - |
| 17 | AR \rightarrow TR |
| 18 | Ld CA |
| 19 | MM ₄ \rightarrow AR, |

~~Commands for testing : checks interlocks if I.O. unit is available~~

No. of Transistors : less than 40,000,
(20-40,000 hours life seems average life.)

Adder: Matrix is used : get add in 1 pulse time (650 time)

~~Memory Statistics : 5 adds per mpy,
2 or 3 mpy's per divide]~~