


AU has another checker

1.6

-2-

if error - repeat + do check cycle



- going into Zr since signal that emptying a Y reg
- operand fetch takes priority over instr. fetch.


IC controls
Mod controls
LA load controls

3. Data from X mem takes one cycle longer on 1.

$\frac{1}{2} \mu s$	$\frac{2}{2} \mu s$ Mem		
0.4	0.4 μs	I box \rightarrow BCU	
0.2	0.2	BCU	
0.6	1.0 μs	Mem readout	1.0 to 1.2
0.2	0.2	Mem \rightarrow I Box	
1.4	1.8 - 2.0	still 2.0 μs	

4. on checker: LA gets priority over I Box.

IBox 1.6 μs 0.4 μs faster. - on start up & branches, but may be held up by conflicts.



INDS can be set by fetcher, E box, etc.
when goes into Arith Unit - can cause interrupt.

on an interrupt:

1. reset controls - stop what is being done
2. look for pseudo stores - if any do "house cleaning" replace old values.
3. fetch new instr

on instr. fetch: ~~Q~~ non-correctible (more than 1 bit) errors & correctible errors:


if correctible: Take correct-cycle (0.4 μ s more)

if not correctible: take correct-cycle - then fail multiple error - turn on tag bit on data wd. - goes on thru - is carried to LA + causes regular interrupt.

Branch - way way. - some as interrupt in timing.

Full wds go in $L \rightarrow Z_L, R \rightarrow Z_R$


Normal wiring



- into LA
- 1 [] op code ind
 - 2 [] data
 - 3 [] (if erroneous)
 - 4 { } to mem.
 - 5 { } (erroneous) to mem.

7.638

Geo load




I Box instr uses one of Y regs. ^{may} destroy one of pre-assigned instrs (the one it was using)

fetch from W only one position
if it were Z would have to be either side.

Interrupt

- Memory:
- OA
 - EM 731
 - XS 16-31
 - IR 0-15
 - EIR external internal





compare done on going to LA.
sets DS bit - causes "no op" of instr

if Look-ahead fail

ZR can't be emptied. - ZR can continue but can't be unloaded.

"Prog. store test" stoving into next instr -- (or near-by instr) or within 3 instrs.



If ~~comp~~: reset instr, counter & reset - & fetch all over again.

MAB mem address bus.

MOB mem out bus.


I CBK BUS

{ LA load lines - not data


{ IBMAB -

EAR = LAAR effective address, Register



Transfer from I checker to E box 0.4 μ s - 0.2 μ s if overlapped



count + branch:



addr to BCO - if branch



unwanted fetches are kept track of by mem device which keeps track of fetches - reset when branch occurs.

\$10 notes : go to LA - then to exchange.