

Timing in Sigma

Feb 27, 1959

Talk with Ed Voorhees, Emil Bloch, Bob Bloch, Bill Madden

(Bloch)

I-Box 0.4 μ s }
Lookahead 0.2 μ s } sigma } all
Mem bus 0.2 μ s } in synchronism

VFL Cycle 0.45 μ s not in synchronism
Time for 1 byte

F. Point no cycle as such -

single case:
no more than
4 bit rounding

Add	0.95
Mpy	1.75
Div.	7.0

[Load 0.45
mantissa add 0.45
Store 0.45]

Execution of instruction,

Fetch from LA or store to LA

• checking of instr is overlapped.
with next instr (0.2 μ s clock)
no addressable reg. are modified.


Add Mpy
[pendence]
[delay]
of 1
add

{ Exponent differences
in add

(Bloch)

I Box :

64-100



~~1/12/59~~


FEB-1959

AV has another checker

1.6

-2-

if error-repeated + do check cycle



1. going into Z_R gives signal that emptying a Y reg
2. operand fetch takes priority over mem. fetch.

IC controls
Mem controls
LA load controls

$\frac{1}{2}$ μs	$\frac{2}{2}$ μs Mem	
0.4	0.4 μs	I Box \rightarrow BCV
0.2	0.2	BCV
<u>0.6</u>	1.0 μs	Mem readout
<u>0.2</u>	0.2	Mem \rightarrow I Box
<u>1.4</u>	<u>1.8 - 2.0</u>	still 2.0 μs

3. Data from X mem takes one cycle longer on 1.

4. On checker: LA gets priority over I Box.

I Box 1.6 μs 0.4 μs faster. - on start up & branches,
but may be held up by conflicts.

in LA:

IC	TACs	INDS	OP code	operand
n+1				

INDS can be set by fetches ~~or~~, E box, etc.

when goes into Arith Unit - can cause interrupt.

on an interrupt:

1. reset controls - stop what is being done
2. look for pseudo stores - if any do "house cleaning"
replace old values.
3. fetch new instr

on data fetch: ~~non~~ non-convertible (more than 1 bit)
errors & convertible errors:


if convertible: Take convert-cycle (0.4 μ s more)

if not convertible: take convert-cycle - Then find multiple error - turn on tag
bit on data wd. - goes on Thr - is carried to LA
& causes regular interrupt.

Branch - may way. - same as interrupt in timing.

Full wds go in $L \rightarrow Z_L$, $R \rightarrow Z_R$

Normal writing




into LA

- 1 [] op code and data
- 2 []
- 3 [] (if crossover)
- 4 [] ; to mem.
- 5 [] ; (crossover) to mem.

7.638

Geo Load




I Box instr uses one of Y reg's, ^{may} destroy one of precessed instrs
(The one it was using)

~~—~~ fetch from W only one position
if it were Z would have to be either side.

Interrupt

Memory:
 OA
 EM >31
 XS 16-31
 IR 0-15
 EIR external interrupt





compared
for ongoing
to LA

sets DS bit - causes "no op" of instr

if Look-ahead full

ZL can't be emptied. - ZR can continue but can't be unloaded.

"Prog. store test" stored into next instr - (or nearby instr)
or within 3 instrs.



If copied; reset instr. counter & reset - & pitch all over again.

MAB mem address bus.

MOB mem out bus.

I OPK bus


{ LA load lines - not data

IBMAB -

EAR = LAAR effective address Register

Transfer from I cache to E box 0.4 μ s - 0.2 μ s of overlapped

decide | transfer by LA.
0.2 0.2



unwanted fetches are kept track of by mem device which keeps track of fetches - reset when branch occurs.

J10 notes : go to LA - Then to exchange.