

Feb 19, '58

Meeting at Los Alamos: { Calogin ✓, Johnston ✓, Cooke ✓, Blaauw ✓, Keller ✓, Brooks ✓, Cold ✓, Kolesky ✓, Hising ✓, Torgler ✓, Woods ✓, Carter ✓, Szorn ✓, Frank ✓ }

Test Prob: July! Target date to have all specified - ~~all~~ not in detail - maybe parameters (Frank & Woods)

Blaauw: Command Set changes

Branch on bit instr: - any loc in memory,

Uncond branches & under Misc,

branch on bit is no-op if half wds

performed in order: set to zero first then insert

- connect to accumulator only
- load with flags.
- bit size with connect - odd comparison instr - instrs ~~200~~ high order zeros.

P = progressive indexing

decimal, bit size = 4, connect ops bit size = 8

MR - register,

Now in core storage - uncond & remainder 12, 13

J=0, refx x16

I=0 means no index

- "store zero" new half wds store instr.

- Refill word in Memory (any wds) cond, or uncond. (a Misc. format)

Transmit <sup>swap</sup> full words

Transmit immediate: <sup>upto</sup> 32 half wds,

Swap immediate 16 full wds.

- Store address: direct format.
- Rt. half of Transmitt gives 18 bits only (not 19)
- Store address doesn't work from accumulator - must put in index (copy to X0)
- Rename (only now) X0
- Store V, C, R half word
- Store Index full word (uses 18 bit addr.)

### Floating Single length leaving B unchanged

- add to Memory Magnitude:

Integer with carry field is "unsigned" (pos.) in Mem, accumulator (magnitude)

FLPT. is signed can ignore sign. can't make mem neg.

add some sign?

no load double with flag?

Store instr. etc & branch - any op code br. takes care of (1. b. pitfalls)

### Rounding in FLPT.

(Szymanski) - to get rid of bias not precision of extra bit. would prefer rounded 47 bits than unrounded 48.

Incrementing functions, etc.

Carlson - can't think of case where non-round. in 704 hurt -

penalty
gone round
add 20%
mtf 10%
div < 10%

FL Div. 48 ÷ 48 does not assume norm.

~~FL Div~~ machine assumes normalized nos - penalty is on unknown.

Fl store into Acc sign  $\rightarrow$  sign bits neg.

mpy not, add not

$\rightarrow$  Single ~~double~~ single should be rounded if 10% penalty is all.  
Divide double not.

~~Round the~~

Noisy Mode:

- add - preceding normalization bit 47  $\leftarrow$  still want this.  $\star$
- mpy? div?  $\leftarrow$  do before here also if <sup>most</sup> comment, most concerned with adds. others we use our judgment, put in where most comment.
- zero results: (zero)-(zero) no noise.

Suppose: 0 in acc give an add order.

{ no fast add in this case  
exp. of 0 counts

question of -48 shift?

LA would prefer to omit shift.

ie, assume 1 does ~~lie~~ lie just beyond end, - physical not math. zero.

Interrupt.

A. Interrupt on Branch Instruction

Which is the result of the branch

(1) What is in instr. counter

(a) Successful branch (3 known) (1 is in IC)

fix branches → (b) Instr. Read (1) (2) (3)

(c) Address decoded (1) (3)

(d) Index flag (Count + Br) (1)

(1) step ~~back~~ <sup>Back</sup> (IC)

(Things one might want to know)

① Where was branch?

② Where was branch to?

③ Was branch successful?

(no one wd. fixup is possible)

( " )

B. On full wd branch (store IC)

Interrupt on Data write invalid address

~~the~~ - bus, counting is done -

Q: if a "no op" fixup - goes back to same instr or to next?

A: goes to same

Q: when does "disable" occur? (A, occurs before branch)

"enable" occurs ( " after branch)

LASL would like to be able to put in all "no op" fixups - can't be done now.

( Instr. Reads - LASL doesn't like concepts -

IC or IC + 1?  
R

question: Two types of interrupts those which <sup>(a)</sup> happen at end (b) happen during.

one word fixups - brains look-ahead

- add to memory - can't do here - (underflow - clear to zero)

serious



(Snyder) Maybe a more conservative view is called for on interrupt

→ { one non-~~non~~ indexed ~~branch~~ instr.,  
which do not make one lose look-ahead is needed,

Q. Branch bit to address is there is interrupt? No.

So (A) is known in (C).

{ Flag on order reg - Count = 0 + flag is off.

{ Sect 5.3, 5.2 changed

Branches do other jobs - modify mem, etc - you don't ~~know~~ know where you come from.

- (1) ~~Are~~ are these common? size of dist
- (2) ~~Does~~ does one need to know?

Principle: one would like to be able to find instr which did cause interrupt.  
in any case without having explicitly coded for it

for (B) - can branch be prevented?

Interrupt after execution

IC is advanced, then instr <sup>instr in memory</sup>

" during execution

IC is adv. to next ~~instr~~

(branch has become a no-op.

→ Try to prevent count from being stepped up if there is an interrupt. Q. successful branch?

would like "data write" interrupt without inhibiting  
the write instr

Thursday:

Feb 20, '58

(6) Space Req.

- would like to know as much as soon as possible

Time lag for govt. bldg. is great enough that it --  
(54 x 54 x 8 room)

(5) I/O:

729 <sup>Model III</sup> 1/2 good slope (60K tape)

x100 tapes: not likely

x10 script tape: - likely but may not be on LA machine

auto changing? of tapes - not likely.

Printers: 150 l/m is all we can promise now  
500 l/m not reliable

asked about Electronic printers, etc.

Ploter: profiles at successive times & read off differences  
between curves written at diff. times. - a drift of 1%

what are we willing to pay for extra precision?  
reliability on day to day is important -

(Hessing) (7) auto prog.

no detailed plans until post mortem

Initial Programs:

- (1) assembly prog. for 704-709 which would convert Stretch Symbolic to Stretch absolute, - prepare initial testing progs.
- (2) Simulator Debugging - execution of internal operations but not all I/O timing, - still questionable - very big job itself
- (3) Supervisor Prog. - minimum.
- (4) Fortran for Stretch, - no detail thought now - early date vs. - fancy system.

assembly "709 load & go" system - symbolic mem dumps - variations

Language of assembly: - new ideas not complete -

Name	Object
XYZ	Instruction loc. Data Area defined
XY	Index register, 2

<sup>prog.</sup>  
 must keep track of these,

{ Fl pts variable, no. of words  
 Fixed pt. variables, bits, Sign, Dec/binary  
 constants }

Examples of instr. syntax

IXWD → XZ	(load index direct)
IXWD(XY) → XZ	" indexed eff. addr.
IXWD → XZ(V)	load value
→ XZ(V, C, R)	

XZ → IXWD      store index

XZ(V) →

XZ(V) + FNCR      (means → XZ(V) understood)

J(V) = CON(I)      a test is, "Is J(V) equal to con(I)?"

IXR=0, PQR → \*      Branch      PQR goes to IC

+A      add to accumulator

opinion (objection) — make machine "too easy" — one never learns of codes  
(LA prefers mnemonic codes, naming of symbols, variables too early -)

→ Plea to be able insert hand coded sections into auto-code

Important codes are now hand coded — ~~there~~  
no, codes being written in Fortran is larger.

→ No. of symbols very important.

(1) Schedule when things are ready. — very important.

one-to-one assembler & debugger — first —

primitive system — same as puts codes, used for inner loops.

Request: LA make a proposal as to what LA wants to do, IBM  
does, amt of cooperation, what prog. be written.  
Ed. Voorhees will write letter to Haicig by March 19



(Codd) Code Supervisory Prog,

one prob. program, to do:

- (1) Manual supervision
- (2) Taking care of "stuck" prog
- (3) interrupts not specified
- (4) protect itself

Signals: 2 classes

- (1) routine eg. loading
- (2) not preplanned; eg. debugging

OPS:

STOP & START

- 1. Resume PP
- 2. Release PP all I/O stopped also.
- 3. STOP PP stops CPU, I/O finish, saves interrupts.

ENTER & DISPLAY

Enter & display	{	instr	{	alpha
		floating data		octal
		Fixed data		decimal
		Data bytes		
		control wds.		

certain standard  
Radix conv. + code  
translation

Load and Dump

{	instr	{	CR	{	alpha
	floating		PR		dec
	Fixed		PCH		octal
	Data		Tape		binary w/o ECC
	Control Wds				

Debugging

- Over PP area
- Execute
- Single Step PP
- Search PP (static or dynamic)
- Whenever
- Leave Whenever Made

Other:  
change source  
change destination

ignore  
end of item  
End of message  
Cancel  
Backspace

Sense Switches!

Set by & read by machine or operator

→ MAX 2000 words supervisor space is max LA will allow.

same IC

→ (Soyuz) Renegotiation meetings will be coming up  
IBM's giving extra man - a big bargaining point - (32K, 4 boxes)

1957 year end report was promiscuous - talk into waiting until Jul. - will start then  
"horse trading" at second string level.

(Soyuz) Console:

A. Normal Use of Machine

1. Dynamic & — prob. has on-line output which allows operator to decide on next probe to be done. (interpretive console is O.K.)
2. "change of plan" — wants a buffer to check etc before sending in.

B. Debugging

1. program — "high priority" debugging — real time is the important job.
2. machine — part of org. console.

Switches & lites, - two way - difference Set II-

- want input - fast interaction not in exchange channel.

0 lite  
+ set to one  
0 + neutral machine  
0 ← set to zero

few hundred millise time --  
- second Time scale

- operator must be able to write a 1 & it is read a 1, etc.

- bits in memory are not equiv. to these switches.  
lites must be tied to lites

→ Branch set to zero if on these, should be followed by "write console" & set lite. - an administrative decision - not wired in?

(B.1. a small version of what Ted described)

slowness of typewriter Display AC, MQ, IC.

Display of arabic digits of cathode ray tubes?

⇒ LA wants 64 switches (32 are felt too small) { Greatly  $n$  inputs  
not  $2^n$

objections to strip switches  
(1) typewriter is better  
(2) error causing  
(3) lot of space

but can change one switch  
at a time

LA proposes

64 sense switches & lites

64 more sense lights (or CRTubes?)

→ ~~⊗~~ register display - important

→ (an output typewriter printing directly from mem in the x. or outal.  
an emergency use.

(3 words code to do this is o.k. Read, copy etc.)

→ to interrupt machine when disabled - a need. (ISA will look into)

Load buffer

→ would like punched paper tape involved with typewriter;

- get an infinite buffer, but a time lag between punch & read.

(IBM has failed to give typewriter to do formula coding -

LASC will have one made which will use paper tape. either off line or on line.

a buffer would be better.

a paper-tape reader adapter


(Brooks) present design.

- 1. Inquiry station
  - 2. Console
  - 3. Display
- } operate by 1 person or 2 people.

propose: 3 Rotary switches 128 points - lightly detented pseudo-potentiated - no arcking necessary.

console 3 words (can copy 1, 2, or 3)

a unit signal on each of 3 panels (all same)



Next Meeting.

May 6, 8 — J. ~~Smith~~, W. Comp. Conf.

Schedule: Exchange lang. syst.  
Basic congeking,  
Nor - still date --

→ { "in boxes of W words"  
when can we give final answer,  
ask Dinnell.

Applied prog.  
finance  
mkt. sat  
M.L. line  
(sum. rec.)

4 way shifts

works



review I-Box with Foss

(8:11) 11/19

- Writing  
- 20 sq.  
- text

I/O effect on Mech prob

102634230