

LA-IBM STRETCH Meeting:

Nov 14, 1957

Br to 0 all zeros..

- illegal addr.

no. op? if masked, --?

stop button?

mem. clear button?

load button - masks

(Dunwell)

components:

- sev. transistors production in Jan

- quality on pilot line very good. PNP 50% usable

- core driver transistors (small quantities only) several hundred in Jan.

- 5 amps in 50 mps switch required.

- packaging - plugable units { 2 methods being studied. - 2 or 3 weeks to decision.
logical blocks are worked out.

- problem: oscillations over 100 Mc.

- Must start detailing machine now to meet schedule... must have frozen design.

must firm up specifications now so that after this meeting, hardware considerations are main ones.

- are moving to new Bldg now.

(Sweeney)

Fl pt.:

● double precision add - carry problem

have defined:

1. 49 bit

2. Single + Double → Double.

- { off sign fields - bit shifted
has error of 1 in last place)

Cum Mory - still tentative.

Sign Modifiers F1 pt - accumulator is changed,
Integer - " not changed.

Loading from accumulator (+ other ops) ~~≠~~ get sign properly
seems important

makes accumulator a unique loc?

- sign modifiers should leave acc alone particularly on store
what about normalize + store - ~~to~~ to change acc.

- low order B 20-bits need VFL to change.

store tag bits come in to C register on load.
store ships out from C.
add to Mem ~~to~~ replace tags to Mem.

- 0 mantissa - large x.p.

IBM will
look into

question of Mpy R (also Div R)

- should be looked into - people will not round
if it takes extra
op.

[on Mem - if round causes spill - omit the round]
OK. Mathematically - may be easier hardware-wise.

Eq. Root - maybe single only. - seems to be in definitely - -

64 bit register to test against - instead of 70 bits.

Acc (AB)
Sign Reg (8 bit) also other acc.
Mask Reg.

Exchange: End of op. suppress - new 4 op codes instead of modal

33rd channel --- low speed channels - a future expansion,

{ 32 channels can have low speed units - how does one connect typewriters - paper tape - etc?

IBM will furnish standards (such as summary punch)

- ask Los Alamos for details on what they want to connect -

question of determining ~~how~~^{if} exchange is all through?

- table of ops. by ~~monitor~~ monitor prog.

has exchange been examined carefully - in/out programs been examined carefully? - reject interrupt - one can blunder and make mistakes ~~and lose~~ and lose

Indexing:

Geo. or refill --- ~~order~~ order is important.

Direct Ind. Format

- proc + coat: { left-right
 { more ops

load indirect needs rt. & left

Desire: to be able to store V's, A's, etc in half wds. - tables.

- all but load & store full - need half wds only -
- storage in high speed reg.

78 people
on street
now

(Roger)

1. orderly procedure - going thru table - makes no diff
2. ~~is~~ out of order - (would have to have a 1 in 19 extra)
probably out.

The index order has 19th bit so can go right or left.

- conserving large arrays
duty cycle - need on high duty.

New ops desired:

Direct: Compare C vs indexed table. (C vs interface) (highest priority)

- be able to make V + C go in opp. directions.

Load, store R in misc. field.

Want Symmetry Decr + Incr, count up or down.

- out & back would need two tables -

→ Most serious kind is still the no. of index reg. allowable
should make index field


1. Decr compare C (vs V of E)
2. Count down/~~up~~
up
3. Decr/Incr ~~up~~ $\neq \Delta$

could omit count up in integer case.

(afternoon) Indexing Questions:

- ✓ (1) Direct compare count
- X (2) count up/down

X (3) $V \neq \Delta$



give A1 + A2 + a const

- (1) store all 15 in A2 ff
Bring all 15 in A1 ff

(2) also give no. of indices

(3) geometric.

X (5) "Continual" bit,

leave in it

flag bit in index - indicator goes on
if continue bit = 0 exit from loop
" " = 1 chain - saves a branch op.

X (7) modify V by C field. { decrease increase

✓ (8) Transmit ~~padding~~ zero. (or const if possible)
- don't move up from fill indexing on 1st addr.

✓ (9) skip type op. (rel. unc. branch)

* → (10) Unconditional Branch with 4 bit I field, ..
return branch

With considering → (11) store address to next instr. - would need to inhibit interrupt,
ie Form off. Addr

✓ (12) Branch (insert/leave) or reset zero.

We agree to ⁽¹⁾ block store zero,

(2) Reset to zero,

(3) put in Relative Unc. Branch (in crbr format)

^{1/2 word} (13) Block Sweep of index reg.

? (14) Count on up to 20 or more transmit...?

? (15) Pathfinder registers

Misc: Store V in W addr. (either 18, 19, 24 dep on form of instr.)
(FL) (W). Compare C direct
Vmc Br: Relative Branch