

LASL - IBM Meeting, June 11, 1957

- components
- machine organization
- look ahead calc.
- exchange

H. Muselle	Carlson
S. Lunnell	Szymski
W. Wolensky	Wood
Brooks	E. Vonkeles
Bruckholtz	Kulshay
Sreeney	
Coke	
Griffith	
Blacow	
Codd	

(Lunnell)

Circuits group has been moved -
Tape program " "

Components:

- production questions, NPN, PNP, to diodes.
- fabrication techniques.
- mem-program - lacks diodes -

Safety margins in circuits are great - can use present slow transistors -
packaging.

Schedule

1. broad organization of computers
2. internal organization - machine performance for specific problems - instr. set,
3. Inst. Set needs to be broadly used. (avoid 701-702 type split)
- auto prog - common.

organization. "3 in one Study"

1. LASL
2. Extension to "Commercial" machines.
3. Harvest

- Standardized: - transistors good for any machine,
 - circuit designs
 - memories - expect to standardize
 - external equipment & communication -

question of ALU - Bus system.

~~data paths~~ Instructions, decodes - common
 registers - common

Full Brooks:

Registers - very expensive but not specialized.

Components: B R S H

LASL B+S

BusShip B+H

704 rpl. B+R

however R → 0 in discussions

B versatility - flexibility

define B: 1. variable field length

2. variable byte size 1, 4, 6, 8 bits


(decimal-alphabetical)

(but any binary combination is possible.)

All arithmetic & logical ops.

Floating Point System.

Harvest Streaming:




conclusions: 1. B+H is separable with only about 5% (2^{20} for S)

2. variable length use combinations of 1, 4, 6, 8,

Serial is faster for ~ 20 bits or less,

Parallel " " " Greater than 48 bits,


- parallel would take more hardware. Serial = $\frac{2}{3}$ faster



B machine uses these registers for arithmetic,
S uses same registers,

H can be attached to B - serial buses or to Reg, parallel reg,

$\sim 3.0 \mu s$
 $\sim 16 \times 2^4$ serial float
 $\sim 0.6 \mu s$ parallel



registers shareable

B has one inst, look ahead

S has more ---


How does machine appear to programmer?

S will do fl, with very fast parallel, B does all other in serial,

a prog. written for B would run on B+S except faster, a fl. pt. hardware would be ~~diff~~ ^{serial} write

Similarly B+S prog. can run on B with some integer subroutines.

Inst. format, postulated




index can be indirect by referring to another word

B has decimal address


B shift register - addressed operand can be shifted w.r.t. accumulator

Floating Wd format



Indexing;


index word




(increment in this position)

question: geometric indexing
pre-store, post-store

(in case)



for Bring-Store orders test compare or not no. words in p. mem.



get effective poststore
post-store -

parameters

No. look ahead 1, 2, 4, 8, ... 32

Mem. times separately (table lookup)

arith. times

base time 0.1 + up.

index time



index levels 1, 2, 3,

2nd day:


Tuesday June 11, 1957

Changes in Exchange (Backholz)

Cross pt. switch



new system can handle 10 channels as well as old - more flexible,




assumes only 1 instruction counter (not a dual computer)

(Carlson)

- ① I/O Computer (secondary) (Simultaneous opn assumed)
1. radix conversion fl. bin. \Rightarrow fl. dec.
 2. Interruption buffer to main computer
 3. Decimal arith., probs. -- data processing --
 4. Search & Sort,
 5. Code & data transfer

another possibility



where 2 is masked on interrupt - 1 is not.

Discussion: masking example when we are in an interrupt subroutine we don't want to be interrupted again,

Addressing: (Custom) floating point - more general than

$A \equiv$ mathematical symbol

a, b, c, \dots parameters

$C(A) \equiv$ value of symbol

$(A, X) = f(x)$

$X \equiv$ variable, $A =$ base addr, \leftarrow A now needs range only three few hundred.


$(A, X_1, X_2, \dots) = f(x_1, x_2, \dots)$

fn. of several variables,

$C[(A, X_1, X_2, \dots)] =$ function table

dimensionality,

Index reg equiv. to variable



Limit = $m \cdot \Delta$

or can set $m=0$
& count m down

problems:

1. Indexing one or two words? (index of increment)
2. count or limit in index?
3. base address (small no. or base no.?)

1. Is it acceptable to have instructions of the pre-load, post-store, *pre-store* type apply to floating point type instructions only.
2. Is it a sufficient advantage to have only multiple accumulator operation and not pre-store, post-store, pre-load operations.
3. How large should the second address be. *(what size.)*
4. Is it acceptable to have geometric indexing for floating point operations only.
5. What is the smallest number of index registers acceptable *for geometric indexing.* What is an optimum.
6. If there is a choice between geometric indexing and multiple accumulators, which is preferred. *(second addressing no, geom, ind.)*
7. Would it be desirable to address high-speed registers both as geometric indices and multiple accumulators. *be able to share part each way*
8. If the operand address would not span full memory, what size of address would be acceptable. *(base address)*
9. On the same assumptions, what maximum index address would be desired. *(i.e. span full memory) most extended version of STRETCH word address*
10. Is it acceptable to concentrate the effort of obtaining very high-speeds upon floating point arithmetic rather than other data manipulations. *← (can go as high as 2 or 3 μ variable field store)*
11. Is the floating point format acceptable.
 - a. Mantissa 48 + 1
 - b. Exponent 10 + 1
 - c. Tag bits 4
12. Is a zero tag bit acceptable if it would speed up operations.
13. If it were possible to use and specify variable field length floating point operations, would this be useful. *(in one order) for memory space reasons mainly - less speed*

identical zero. (eg. input data)

cancellation of mantissa

Discussion of question list:

→ input, code conv., input/output

{ examine these in detail
coding of problem

a writeup on chapt 5 - 6 will come out next week