H. Kolsky

STRETCH Floating Point Operations

by Seveency

The following paper is a description of a set of floating point operations for the senior machine. Some, but probably not all, of these operations will be necessary in the input-output computer,

The general design objectives are:

- 1. Automatic sign control.
- 2. Preserve the maximum number of data bits.
- 3. All exception cases are capable of causing automatic transfers without programmed testing.
- 4. Manipulation commands allow testing of any part of floating point numbers.
- 5. Facilities are provided so that multiple precision operations can be programmed with a minimum of effort.

Floating point numbers will be defined as consisting of a signed twelve bit exponent and a signed forty-eight bit mantissa. For comparison purposes, the relative importance of the information is mantissa sign, exponent sign, exponent, and mantissa. Floating point numbers will be represented as $\mathbb{Z}_+ + \mathbb{Z}_+$ where x is the exponent in the range $-\mathbb{X} \leq \mathbb{X} \leq \mathbb{X}_+$ and y is the mantissa in the range $1/2 \leq y \leq 1$. The integer, 1, therefore, will be represented as +1, +1/2. In the case of unnormalised numbers, the mantissa can be in the range $0 \leq y \geq 1$. The largest possible number (LPN) is $+\mathbb{X}_+ + (1)$ where (1) means a string of 48 ones in the mantissa. The smallest possible normalized number (SPN) is $-\mathbb{X}_+ + 1/2$. Floating point zero (FPO) is $-\mathbb{X}_+ + 0$. Other zero mantissa cases $(\mathbb{X}_+ + 0)$ may occur as the result of operations and these may be preserved.

The assumption is that there will be three registers, S, A, and B, where S is the register which holds all information flowing to or from the main memory bus. A and B are result registers which hold the final result of any operation. Two more registers may be necessary if all operands are to be preserved until after an operation is executed.

It is assumed that there are data addresses (or indicators) such that the previous contents of S, A, or B can be the operand in S for this operation. It is also assumed that there will be an additional address part such that

any number appearing in S can be stored in any one of the transistor registers as well as used as the operand in this instruction.

Define a sign manipulator, m, which can be part of any operation and can have four states as follows:

- 1. Use sign
- 2. Invert sign
- 3. Set sign plus
- 4. Set sign minus

The sign manipulator will operate on the sign of S, A, or B as the factor is used in the operation, but the actual sign in the register will not be disturbed so that the factor with its original sign may be used in subsequent operations.

Define a normalization operator, N, having two states as follows:

- 1. n means normalise the result.
- 2. n means do not normalize the result.

In all operations only the registers specified will be changed. Any register not specified will be undisturbed. Dominant the continue of the location specified by the data alleres (assume the possibility of 5, A, or 6) Transfer and manipulation operations -

Load A	$D \rightarrow S$, $mS \rightarrow A$
Load A normal	$D \rightarrow S_1$, FPO $\rightarrow B$, mS $\rightarrow NA$
Load B	$D \rightarrow S$, $mS \rightarrow B$
Normal AB	$m(AB) \rightarrow N(AB)$
Normal AB sero	$m(AB) \rightarrow N(AB), FPO \rightarrow B$
Reset B	FPO →B
Reset AB	FPO→(AB)
 Store A	$A \rightarrow S, mS \rightarrow D$
Store A Reset	$A \rightarrow S$, mS $\rightarrow D$, FPO $\rightarrow A$ and B
Store FPO	$FPO \rightarrow S, S \rightarrow D$
Store B	$B \rightarrow S$, $mS \rightarrow D$
Store and Reset B	$B \rightarrow S$, $mS \rightarrow D$, $FPO \rightarrow B$
Store B Reset	$B \rightarrow S$, $mS \rightarrow D$, $FPO \rightarrow A$ and B

Add operations -

Add A	$D \rightarrow S$, FPO B, mS + A N (AB)
Subtract A	D→S, FPO →B, mS - A →N (AB)
Add D	$D \rightarrow S$, FPO $\rightarrow B$, mA + S $\rightarrow N$ (AB)
Subtract D	$D \rightarrow S$, FPO -B, mA - S -N (AB)
Add AB	D ->5, m5 + (AB) ->N (AB)
Subtract AB	D- S, mS - (AB) -N (AB)
Add D to AB	$D \rightarrow S$, $m(AB) + D \rightarrow N(AB)$
Subtract D from AB	DS. m (AB) - D >N (AB)

(Note that certain operations are redundant, these can be culled later)

Automatic break-in can be specified for the following cases, but if break-in is not specified, the machine definition is in the column on the right.

1. Exponent overflow A LPN -- A (maintain sign), FPO--> B. 2. Exponent underflow A SPN->A (maintain sign), FPO->B. 3.

Exponent underflow B $FPO \rightarrow B$.

If n, normalize bits from B if specified. 4. Zero mantissa A 5. Zero mantissa AB If n, set exponent A to (x-96) and exponent B to x of A-144 . If n, do not change A or B.

The results in A and B will have the same sign. If the operation specifies n. the mantissa of A will be normalized to the range $1/2 \le y < 1$, the exponent of B will be set to x of A -48 (this implies a mantissa in B not necessarily normal). If S. A. or B is detected to contain FPO before the execution of the operation, it will not be considered as a factor in the operation. If the operation specifies n and either A'or S contains a zero mantissa before the operation, its exponent will not be used to determine a shift amount. both S and A contain zero mantissas, no operation will be performed but post operations such as break-in and normalisation will take place. If the operation specifies n zero mantissas (not FPO) will be treated as if the mantissa were not zero.

Multiply operations -

Multiply D $D \rightarrow S$, mS·A $\rightarrow N$ (AB) $D \rightarrow S$, $mA \cdot S \rightarrow N$ (AB) Multiply A

The prior contents of B will not affect the resultant product. Normalization of only one leading zero is possible if the operation specifies n. If the mantissa of S or A is zero, the result will be zero but the normal rules of exponent addition and normalization will apply.

Break-in cases are as follows:

1. LPN → A (maintain sign), FPO → B. Exponent overflow A 2. Exponent underflow A SPN → A (maintain sign), FPO → B. 3. Exponent underflow B FPO ---> B

4. Zero Mantissa A Normalize one place if specified. Zero Mantissa AB 5. Normalize one place if specified.

Divide operations -

Divide by D D \rightarrow S AB + mS \rightarrow NQ in A, FPO in B Divide by D with R D \rightarrow S, AB \neq mS R in A, NQ in B. $D \rightarrow S$, FPO $\rightarrow B$, $A + mS \rightarrow NQ$ in A, FPO in B Divide A $D \rightarrow S$, FPO $\rightarrow B$, $\Delta + mA \rightarrow N_{\sim} in A$, FPO in B Divide D

If the operation specifies n, this implies the generation of a quotient with a leading bit not zero. (This can be achieved by partial or complete prenormalization of the dividend or by taking extra divide sub-cycles until 1/2 < 0 < 1. If the operation specifies n, this implies that if the dividend has p more leading zeros than the divisor, the quotient will have p leading zeros.

Break-in can be specified as follows:

1.	Exponent overflow Q '''	LPN-Q.	R undisturbed
2.	Exponent underflow Q	$SPN \rightarrow Q$	R undisturbed
3.	Exponent underflow R	FPO-R,	Q undisturbed
4.	Divisor mantissa zero	LPN -> Q.	FPO→R
5.	Divisor has more leading	LPN-+Q,	•
,	zeros than dividend.		• • V

If the dividend mantissa [S, A, or (AB)] is zero the quotient will be zero but ordinary exponent differencing rules apply.

Special operations -

Square Root D, D \rightarrow S, \bigvee mS \rightarrow A, FPO \rightarrow B, break-in for mS negative or FPO \rightarrow A, FPO \rightarrow B.

Round A, If B contains a normal mantissa add one to the magnitude of mantissa A. FPO-B, NA.

Make exponent of S into a normalized floating point number in A,

FPO >B. If exponent S is zero, A would contain
the number FPO.

Put mantissa of S (considered as an integer) plus one into the exponent position of A, set mantissa A to 1/2, FPO B. Break-in for exponent overflow or underflow.

Borrow one from the low order position of mantissa A and replace mantissa B by 1/2 and same sign as A. Set exponent B to x of A-47. If x of A-47 would cause exponent underflow, do not execute set FPO->B.

Interchange exponent S and exponent A.

Interchange mantissa S and mantissa A.

Compare exponent S to exponent A.

Compare mantissa S to mantissa A.

Special operations (continued) -

Compare S to A.

Compare exponent A with limits specified.

Count leading zeros of A and possibly B; do not normalize.

Add or subtract from exponent A, normal break-in rules for exponent overflow or underflow apply.

The set of operations shown here is not complete (in fact, only a few conditional transfers are shown) but will serve as a sound basis for the senior computer floating point system. Other operations may be specified after consultation with Los Alamos. The class of special operations is susceptible to the greatest change as the investigation of the desirability and feasibility of functions such as sin x, cos x, e x, ln x, arctan x, $\sum a_i b_i$, etc. proceeds.

Operations have been defined for FPO and zero mantissa cases. Further investigation should be made for the feasibility or necessity of defined operations with LPN and SPN to denote infinity operators. (e.g. LPN * X = LPN, X - LPN = SPN, LPN * SPN, etc.)

D. W. Sweeney