

Meeting with IBM
at Los Alamos

March 14, 1956

Black
Goldstein
Woods
Lazarus
B. Carlson
Kolesky
Yorkees
Metropolis

Stringfellow
Evans
Dunwell
Johnson
Edwards
Griffith
Hurd
Thomas.

(Hurd)

3rd generation of machines

600;
900;

10 Megapulse - well balanced machine

- core

- disk 15,000,000 bits/sec

- high reliability required,
- modular construction for adding parts later.
- want to discuss future developments - extra equip.

G. Dunwell : Project Manager

- diagrams of machine (see manual)
- need some gen type of probs in mind during design
- also want to make complex decisions - "shape ~~of~~ recognition"
- Multiplexing - basic principle.
- versatile input-output - comminated with other devices,
incl. real-time devices.
- can do secondary comansions, etc, along with major job.

$$\begin{aligned} & 8.60 \times 60 \times 10^6 \\ & (8)(3.6 \times 10^{3+6}) \\ & 2.8.8 \times 10^{10} \end{aligned}$$

- performance level - interrupted operation.

"unattended" means personal intervention not needed.

- det. & corr. of errors.

→ (under 20% of hardware is checking equip.)

auto error correction - make higher speeds possible -

much larger memories will be harder without error corr.

draw line at what can be done confidently - may do better.

- don't have production line for 10 MP transistors lower bound,
0.5 μs corr.

Radix: earlier proposed decimal, now proposed binary.

- real time operations favor binary

- mapping, table lookup - binary has def. advantages.

- logical reasons.

- equip. reasons.

60 bits. - divisible by 1, 2, 3, 4, 5, 6, 10, 12, 15, 20, 30

- Size of Mem. set by transmission line effect (Modules)

→ Ultra fast mem either transistors or very fast cores? $\left\{ \begin{array}{l} 2D \text{ memory} \\ \text{not} \\ 3D \\ \text{small array} \end{array} \right.$

↑ This is synchronous with addr. unit.

- mem up to 1,000,000 words. - divided in any way.

$\left. \begin{array}{l} \text{ultra} \\ \text{fast} \end{array} \right\} \text{Fast} \quad | \quad \text{Main Mem} \quad | \quad \text{size can be changed}$

External Mem:

Mag. Disk Mem:

Arith Unit:

- goal fastest possible with compats.

fix. add & carry } 0.1 μ s
switching } 0.2 μ s

fl add-sub 0.6 μ s incl. shifting, etc.

Mpy 1.2

Div. 1.8

Sw. & transfer of data w/d between registers, incl. J & K registers 0.2 μ s

Control decodes:

- addr. modification
- look ahead of arith. unit

Input-output:

includ dec-bin & inverse.

→ serial arith. unit

will have built in mpy, etc.

Interchange registers: no, depends on no. of in-out machines.
1 word registers (no, not chosen now)

need pair for high speed types. --

Telephone switching practice to assign registers to I-O. unit.

(Griffiths) : Head. Product Planning experts.

format samples for codes:

1 Basic

c	opn	uncond	Tag	addr.
4	15	14	7	20

2. Triple
Indexing

c	opn	3 tags	addr
4	15	7 7 7	20

3. Full Mem.
Indexing

c	opn	Tag	addr
4	15	210	20

4. Select
Inhibiting

c	opn	Select	Tag	Tag	addr
4	15	7	7	7	20

5. Double
addr

c	opn	addr	addr
4	15	20	20

(a) for conditional transfers

(b) for unconditional returns.

Possible Opn. Classes:

- Primary & Sec. Arith.
- Floating or Fixed Mode
- Norm. or unnormalized
- Binary or Decimal Data
- Direct, Indirect, Immediate address.

Boeckus has looked at this for data coding

- Concrete terms (eg. add & 201 type)
- Abstract (eg. add & tag, symbolic prog)

Meaning of Instr:

(a) Disassociated Instr - has ~~no~~ meaning by itself

(b) associated: Depends on what has gone before

means
larger dictionary
even coding
smaller dictionary
harder debugging

Ref: Bob Cerrel (RCA) study of telephone conversations
only 400 words 95% of time

new orders:

1. Table-look-up
2. selectors (logical commands)

1. Example of table-look-up

Speed: limited by Memory Speed,

~~Binary~~ decimal to binary conv.

Instr "transform" (Size of char. @ 6 bit) (To) (Index) (no. characters to be converted)



To + 2



look up binary equiv (small pieces)
add directly into register
then go to next group of bits
~~add~~ index.

2. Example of printing format. (page 7.2)

need starting address for initial nos.

" " " converted nos.

convert 4 bit character to 6 bit characters.

no. of words is not conserved.

not check for validity of code eg 6 → 4 bit.
must be programmed

multiple precision:

no double precision wired in but commands for coding it easily should be incl

I.O. computer must be able to convert word in $667 \mu s$
ie about speed of 704

question of floating binary \rightarrow fl. decimal.

Example Problem

2-D Hydro

50 x 50 Mesh

32,500 words

(13 words/pt)

Two passes per time step

both passes

addr. calc. $14.4 \mu s$

Total Computation $75.6 \mu s$

Total Main Mem Time $104.0 \mu s$

$154.0 \mu s$ if done straight

question of $0.2 \mu s$
access time?

may be covered later
but we should consider these

Actual Time = $94.0 \mu s$

$$\text{efficiency} \frac{75.6}{94.0} = 80.5\% \quad (3 \text{ level decoder})$$

$$\frac{75.6}{86.3} = 87.5\% \quad (4 \text{ level})$$

$$\frac{75.6}{81.3} = 93\% \quad (\text{Recode})$$

incl 4 level

- timing chart - can machine draw one?
can assembly prog. do anything about chart after sumon,

Floyd Johnson: Selectors

Electronic: May be turned on or off

60 set by program

console lites if stops

single 4 group tests

parallel Tr on

" Tr off

" set on

" set off

clear whole group,

10 set by console sw.

8 sign-zero test

~~2 compare~~

2 comparisons - control

2 exp. limits

3 overflow

8 I/O conditions

use mask: look at selectors in which there is a bit.

can one set either by prog. or by hand?

can draw off setting of all 60

Logical Connectives:

all 16 less 2 trivial. (all 0's or all 1's)

and, or, incl, exclusive, etc.

for any 60 bits (either selectors or any word)

Example: Logical Transfers

let ϕ = and

1 = and

2 = or

3 = $\bar{\phi}$ and (not-and) "not y and"

4 = $\bar{\phi}$ or (not-or) "not y or"

Test $A\bar{B} \vee A\bar{B}C \vee \bar{A}C$. logical expressions


then

$A1, B4, A1, B1, C4, A3, C\phi$

Test each until truth or ϕ are reached.

A, B, C, can be selectors, 1 bit

- note no parentheses included can program



Bob Evans : charge of group on input-output - -
contract negotiations

722 tape 75"/min
RAM disk: 2^{20} words

{will be transistORIZED - more reliable same
characters as 704


BPI = 200 bits/inch 25 mil between tracks

24" disks each side


60 heads,

8192 words around disk on ~~inner~~ radius

1,800 rpm = 30,000 cps $33\frac{1}{3}$ ms/rev



(one even + one odd)



- 0 - 200ms nominal } 10 ms Removal of detent (last add)
- 100 ms displacement time ← may be reducible to 50ms
- 10 ms Transient vib. time
- 25 ms detent latch time
- 145 ms
- 15 ms overlap
- 130 ms Net overall P.A. Time

block read at 8192 words. ms. on
one head can read & one write

Printer: mechanical ^{Types} 731 } uses tape type characters.
 (6 bit + 1 check)

- a line buffer provided


Punch: - also has card buffers, card image buffer,

might have 10 m pulse - intermediate buffer or not. - don't know yet,

• Card reader - buffer also.

Typewriter #868, word buffer

→ Interconnections: can go to 10 tapes, with present equip.



Possible optional equip:

PCA Image reflector 64 characters,


print at 60 μ s/character

at least 5 frames/sec.

(35 mm film)

PNUG monitoring tube that it is working - character check & position check

RCA Image Selector Tube



128 char/line
64 lines/page

16.6 sec.
to do page
Time = $128 \times 64 \times 60 \mu s$

19,200. lines/min
57,600.

Printing Mode - fixed format
Plotting Mode - 1024 x 1024 points

film "Limagraph 600" ?

5 frames/sec - may go to 15/sec.

100 ms exposure

may have self develop & measuring equip.

may have zigraphic - dry printing - thermal process. some day.

RAM: 250 bits/inch ctm perhaps go to high density
3600 rpm may be possible (60,000 16.6 msec/rev)

card punch: likely to go faster
" reader 1000 c/m or more

- character sensing machine:

420 characters/sec being done now -

- possible use in auto programming?

{ typewriter characters,
numeric & some special
characters,
printed black on IBM
cards.

- larger memory:

ferroelectric program Buti, etc. being worked on

10^6 words, etc. at comparable speeds.

- high speed tape:

- experimental prog. indicates

Possible:

1. Velocity 300"/sec
2. Density 1000 bits/inch useful info.
3. Reel 1200"
- 4 Tracks 30 info + auto correction
5. Start-Stop 10 ms
6. Record gap 3" wide tape? (or 2")
7. Backup Time 40 ms


500 wds/in

for 80% tape utilization of tape surface.

(a) 6000 wds/block would be read or write.

(b) 6.7 μ s/wd

(c) 7.2×10^6 wds/reel



STRETCH 50¢ per sec. cost

Nate Edwards' Engineering Details

limitations in components,

- for vac tube -- limited eventually by transmission down axes,

Reliability Figures

EPPM replacement/1000 hours (failures + anticipated failures)

tubes 0.4%

diodes 0.2%

SAGE AN/FSQ-7 (XD-1)

Jan '58 mainframe

25,000. Tubes 0.17%

75,000. Diodes 0.13%

300,000. resistors 0.003%

depos. carbons,

% useful assigned time 95.6%

Ave. Time without error 6 hr

Longest Run w/o error 49.5 hr.

fix mps 3 hrs
(16 hrs)

701
Tubes 4000
Diodes 19000

- 110 operators receiving paper etc

Question - answer period:

1.2

signed report

or tag?

- trial codes, one method, -

1 shift operation?

IBM doesn't want 2nd + 3rd.

change in cost 6 mos

- 1. more features in proposal
- 2. know more about true cost now.

- Year give reduction estimates
in two weeks from today
additional features - can't do as soon.

- 1 disk unit
- auto corrections

Mechanical Printer ; \$4,300 per mo rental.

peripheral equipment :



2nd meeting Mar 15;

(note Edwards)
Components: Present Status

Philosophy: 3 1/2 yrs from now - best possible then -

○ High Speed Transistors

→ here now { 5 mμsec pulse ^{feeding} into few hundred ohms - experimental Transistors
 } duration these are good enough - better than needed



{ voltage excess of 40 volts.
 (sine wave ~ 300 Mc or more)

Some have run up to 14 Megapulse in

Def: can count at 0.1 μsec.

infers:
 → 20 mμs

○ total no. of Transistors over 20,000. ? rough guess.
 IBM will be in assembly line on slow transistors by end of this year.
 has taken year to get pilot group in factory,

Slow transistors (100 kcpulse to 200 kcpulse) (10 Mc Standard nomenclature)
now thru pilot plant Transistors for 608,

~ 37-39% good ~~yield~~ ^{yield} transistors
alloy junction type
considerably more than 300 per day,

Memory drive power transistors,

- Hp. work on
have gone to ~~700~~ ⁷⁰⁰ ~~ms~~ ^{μs} 200 ma pulse without heat sink.

Philco, Motorola, BTL experimental

are working on this kind of high freq. - mostly for small signal amp. not over driven type needed for computer work.

Fast Mem. Timing

0 0.1 0.2 0.3 0.4 0.5
| | | | | |

~~|||||~~

~~|||||~~ address relations

read

sense

signal from last send ampl. →


inhibit

write

Cores: (half μs)

2 amp turn current
.002

measurements have been made on



working with isolated sections with few neighbors - This has proved to be OK with other memories

have made test array of several hundred

- have ~~cut~~ cut them out with ultrasonic cutter
- now computing opt. configuration,
- also doing

2 μsec mem: - could make right now if were willing to drive with high current.

- hope to go to lower current & larger cores for mechanical strength

(Square cores by
50 mil x 90 mil)

line impedance ≈ 150 ohms

2 μsec or standard core, current type,

738 for 33,000 mem. - have made transistors on HP. basis
cycle in 9 μs for 205 mem.

→ Possible difficulties for $\frac{1}{2}$ μs core which may come up

1. Energy losses in core
2. very good wiring techniques - may have trouble with high ~~at~~

diffuse transistors - high voltage up to 100, volts

evaporated film - have backup prog. going for either 2 μ s, $\frac{1}{2}$ μ s.

There are no outside chance type components.

Arith Unit:

complete add in 0.1 μ s including carry. Done at same time.

Ref: Trans. Comp Sect ERE Lorraine (?) - similar work.

Exact method hasn't been chosen - collapse of carry on statistical method. - ?

Mpy: how many adders.

- possibly take 4 bits at a time - ^{takes} 12 ~~the~~ pulse times instead of 48, using 4x4 matrix, to add. (can skip zeros)

Div: - analog of Mpy in circ.

Subtract, multiply 4 bits at a time.


- sq root? haven't looked at.

if Mpy

Exact method depends on components.

(Jeff's) Control Operations

OP T add



Control Acc. (20 bit addr).

T M C

for two tags add T_1 & T_2 both slower does one at a time

question of 32^{or 64} ultra fast registers,

Our Present experience: 5mb indx reg, 10-12 Temp storage,

question of radix: depends of freq. of shifts

Decoding:

- partly direct operation
- partly

Money:

\$3000 per mo each

card to tape, tape to prints, etc.

→ switching gear makes

with slow punch \$1800 or not incl 727
& control unit

slow card reader \$2200

- also takes space to have other eqpts

STRETCH: must be compact maybe? *

Total Est now \$10. M (new features not separated out)

last summer est \$7 M. (half \$3.5 M)

- We would like extra
1. electronic printer
 2. 32 fast registers
 3. another RAM maybe
 4. 10 tapes

IBM is interested in programming research.
- would like 10 people working for 3 yrs or so -