

Palanka:

# Console Program

Feb 25, '59

1. do simple things simply,
2. put data in in "natural" language
3. don't tie up all switches,
4. tied in with supervisor

want:

- address stopping
- jumping control,
- enter data
- display data
- branch trace

address mode - where from where to - data  
 format " -  
 function " -  
 syntactical " -  
 notes

"when" mode


Scalzi:

## Interrupt Table

goto "Failsafe" - substitute for any of interrupts not specified,


address by  
 interrupt  
 address Reg.

## Primary Interrupt Table



pseudo op. "replace interrupt table by"

## Secondary Interrupt Table



each middle class prog.

- one instr fix up - is possible  
 provided not "br disable" - nor "failsafe"

done by loader?

must br to SP

also SIC1 is forbidden - could go anywhere,

Pseudo Op : System

- I/O :
- Read
- Read with Retrial
- write
- write with Retrial
- Rewind
- Space block
- Backspace block
- Space file
- Backspace file
- Write Tape mark


Entire System  
 ~ 70 K insts.  
 (out what is in ?)

- Other :
- Replace interrupt table entry by
  - branch enable / SICBD
  - branch enable / SICBE
  - Wait
  - Wait any
  - set clock
  - End
  - Go to Fail-safe

Prelude of Pseudo op 

FC	PT	Sto to 0	
----	----	----------	--

Pseudo op code.  
#0 uses invalid address  
 interrupt



part in PP → BE/BD 

Bn address	Bn op code	I	X
------------	------------	---	---


SICBE/SICBD  
 Replace interrupt table entry by  
 set clock

data fetch } mistakes be 1 - will be done occasionally by SP.  
 instr. fetch } could be bad if

- 1. reliable
  - 2. unreliable
  - 3. very unreliable
- } classes of programs
- } don't check I/O control code.  
 check but don't move.  
 more control code to SP.

for speed probe data IF masked off, - reliable progs only.

very unreliable progs are next to each other - 1 block to mask IF



unless PP1 is in  $LB = K, UB = M$   
 PP2  $K, UB = L$

probably only 1 repeated prog at a time can be in at once.

SP	class 2	PP1	class 2	PP 2
class 2	PP1		2	
			PP2	

I/O Symbolic Address Table


Status Cell / I-O Hold Table

File address Cell

I-O Pending / I-O Active Tables.

Note: "locate" is not used by PP.  
 "CCW" " " " " " "

Pending  
 Active  
 Hold



Rule: don't displace prog. on CPU,

but this isn't a satisfactory rule, because Prog 1 might require vast amt of Time compared to Prog 2.

Whenever Prog. goes off machine accumulate Time in ready status + Time in not-ready,


- (1) Take longest Time or (3) random choice
- (2) Take longest ready time

Frequency with which prog. goes on + off - give priority to higher "oscillations"

compare (Freq, expected length of acc)

# Stringfellow's

Purpose: To reduce field maint. time rather than for customer's requirements




MFT mean time to failure

putting in checking hardware decreases MFT but reduces length of repair time

question of "balance" in system, raises over-all time of good performance.

- consequence: - repairs can be made at more regular times.



1. Don't know how to carry ECC code thru Arith. opns. - discontinuity here.
2. customer may select ECC mode or not on I/O units.

## Arithmetic Operation checking:

1. parity prediction: (is used in advancing instr. counter)

$$A + B = C$$

use  $P_A \oplus P_B \oplus P_{carry} = P_C$

$$\begin{array}{r} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \\ \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \\ \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \\ \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \\ \hline \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \\ \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \\ \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \\ \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \\ \hline \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \phantom{1} \end{array}$$

$$P_A = 1 \quad P_B = 0 \quad P_C = 0 \quad P_{carry} = 1$$

$$[1 \oplus 0] \oplus 1 = 0 = P_C$$

but this is time consuming

for mul or div must be done for each stage.

2. "Casting-out" process: [can cast out anything which is divisor of 1-base]

Sigma use 3, "residue",

In decimal: 9, 3

$$A + B = C$$

In binary: 3, 7, 15 (5, 3)

Then  $R_A + R_B = R_C$

example:  $A = 25$

$$B = 17$$

$$C = 42$$

casting out 3's

$$2 + 5 = 7, R = 1$$

$$1 + 7 = 8, R = 2$$

$$4 + 2 = 6, R = 0$$

$$R_{sum} = 0$$

Also in multiply:  $A \cdot B = C$

$$R_A \cdot R_B = R_C$$

3. Hamming Code: - - -

- Triple error looks same as single

- errors in checking hardware itself are fatal

use of detected information: when error occurs,  
"Scanner":

1. Stop Sigma is slightly less than one optime on ECC,  
record 2400 indicators on I/O device (perhaps <sup>on 3 cards?</sup> ~~4 cards?~~)  
(from registers, triggers, etc.) in 8-bit bytes. -
  2. Exchange: - latch circuits - freezes data & records it at  
its leisure.  
- could use Exchange.  
- - 6 to 8 hours per week -
- a console on exchange & CPU separately.
  - Engineering Changes - RPA - will be not be as frequent - ?
  - changes in field - by whole panels wired in factory.

Control checking: only some - data checking does a lot of it.  
① "sets itself up" - too much hardware. -

Marginal Checking: - will be in.

- contradicted subject;  
Degradation
- can transistors be predicted? - calculations show it should  
work
  - larger currents are required in power supply - so it is costly.

- printed circuits - wire wrap. -
  - card contacts - gold plated - good for so many insertions - thousands. -
  - hairline cracks
- no. of Tra:  $\Sigma = 160K$ , 250K for whole system  $\left\{ \begin{array}{l} 25\% \text{ checking} \\ \text{fault loc.} \end{array} \right.$

Tape Drives & Format:


C	} present low-density drives {	727
A		
B		
8		
4		
2		

729 I+II

In analyzing errors on tape:

- wrinkling
- skew
- foreign matter.

location of failures;  
on tape.



would like to put less <sup>used</sup> info. on edges. - This can be ignored for low-density drives.

by ~~rearranging~~ moving bits around - get 50% higher reliability in high density.

7070	729 III+IV.
7090	
7030	

old:	CBA 8 4 2 1	low density	2.5 to 2.3	} for <u>BCD</u>
new: better	B 8 A C 2 1 4	high density		} <u>not binary</u>

→ rough on dual density tape.

\$50K to convert all of drives  
1/2 day to convert each drive

? 500 1 bit error.  
300 detected not corrected.