

KMPD

P. W. Rocco
Blasauer
Kolsky

Kingston
Nov 25, '58

added complication - not CPFF machine - can't use present equipment
- "off-the-shelf" - with time to set up new line
- patent problems, etc would be serious.

what word length?

configuration?

Where in MKT?

Motivation:

- a proposal for New SAGE 36 bits based on RTA-I 5 to 7 times faster.
present SAGE not fast enough for ^{all} air def. needs. - Bomark is planned
other projects for ICBM.
- environment - electronic counter measures, etc. need more speed.
- schedule: present SAGE finished. 37 machines by 1962.
planned: last 7 or 9 machines would be new solid state machines.
Lincoln Job - wanted 48 bit machine but were willing to take 36
SAC project - 48 bits was proposed. so both

Plans are now that SAC & SAGE II are identical machine

- but what about other customer 433, 438, 46-?
can't propose a new machine for each? - modularity?

Transac ~~5~~ S-2000 was contacted for SAC. - lower price.

KMPD machine more flexibility - also had done study of their problems
sold our ideas, (they have 704) TRANSAC has slower memory.


SAC delivery 16 mos incl. Testing

"SAGE-SAC" machine 48 bits:

- semi-frozen op. set. , different from SAGE & 704.
- prog. compatibility SAC is anxious to have 704 compatibility.
 will write prog. to simulate new SAC machine on 704. ←
 • for preliminary programming & debugging & as standby.
- another prog. to run 704 progs on new SAC.

48 bits, 6 bit bytes, can address any of byte & locate it in accumulator - can't cross word boundaries.

SAC needs floating pt., SAGE doesn't.



- proposal has been given to SAC & IT&T.

can use this as STD military machine, or design a different machine aimed at future needs? - wide range of customers?

questions:

48 bits may be needed for high speed, but 36 bits can fill wide range.

48 bits 32K mem 200K instr per sec ~~48~~ 48 bits aren't utilized as well

- ~~new~~ new MP machine - double 7090 instr speed on add - added features, etc. ^{5 times} _{to}

where 7090 isn't enough.

400-500K instr/sec

- for air defense program mixture.

- bytes handling - gives additional speed advantage, 6 or 17 x

(2 1/2 or 3 x 7090.)

selling price est. ~~could~~ figures.

without taxes \$3-5 Million, mfg. costs

4 SAC machines \$26-27 M total

(4 computers more \$16 M)

I/O questions:

I/O control: control word concept. channels: 1 for each tape unit.

a frame similar to DSU with pluggable additional channels.

- slower I/O devices - break into computer cycle. character basis.

channels for high speed devices only. eg, tapes

- slow devices - may take 3 refs to memory. to update data.

3 2 1/2 μs mem refs per word 7 1/2 μs

Tapes: 60KC per byte, 8 bytes 125 μs/word. (8K/word)

could handle 16 Tapes at once

(actually 2 to 4 tapes are probably max.)

18 bits addressing.

environmental: customer which needs

- not rugged enough? - how far are we from these now?

- 7090 too slow.

Solid state devices are already quite rugged.

eg. BMEWS.

PETA & STRETCH about same speed - some area. - ~~some~~

question of overlap of speed & operation, between 7000-X & "SAC"


Should SAC machine be made in commercial ~~plant~~ plant rather than KMPD?

Drums: $2\frac{1}{2} \mu s$ ind rotte - needs direct channel.

200K words. (160K for 48 bits)

question of interrupt:

- for SAGE
- Telephone I/O section (1) a memory buffer (2) a drum buffer



The computer decides when to read, every 5ms it checks all inputs, - no interrupts - completely indep.

on SAC machine: an auxiliary mem. drum only, IT+T will furnish another drum. They will feed an I/O register (48 bits), use programmed breakpoints.

(Nov 18, '58 revised Manual: FLPT, ^{Norm-uncomm.} 16 logical connections by Reilly

596 indir. regs, initially - can have up to 15.
(18 bits long)

- have considered byte indexing 2^3 bytes in +8
but are not including it now.

I/O 6 bit characters - tape or character tube.
convert from binary to decimal.

several consoles: like I/O devices - switching is done in these frames.

- SAGE type
- maintenance console ← same for SAC,
- duplex console from A to B (don't have these)
- simplex console spares.

Indirect addressing: (R.T. half word (18 bits) is address)

Immediate addr. (R.T. half word is data)

multiprograming? other prog. in memory - have breakpoints to switch
between. anticipate prog. & call in before needed
from drums.


Weather Prog?

Work statement is due about now - are switching it.
hope to catch it with "Standard Military Computer".
- contractor has time to study before stipulating machine --

still have split accumulator, 2 24 bit additions. (break carry)

multiple decoding
another buffer - configuration control "exchange registers" for byte work,

- bytes - fixed offsets at bottom of acc.



- split accumulator - given in OP code,

- don't mention prices --, check with Rosco original copy -

Nov 18 '58

Prog. Instr. Specs. for SAC Data Processing System
by John Reilly

2. addressing

direct

immediate

indirect

indexing

Registers

3. Configurations

Full wd

dual wd

Bytes

4. Instr.

Load Class.

arithmetic

floating pt.

Store

Shift

Reset

Branch

Logical

Convert

Misc.

48 bits

1 1/2 complement on reg

sign 47 or 2 23 + sign

4 bit index

8 bit op code

2¹⁵ words eventually, (16 bits needed)

18 bits eventually.

Special codes or modifiers for internal registers

	Direct	Indirect
	18 bits	24 bits

multi-level indirect,

index 18 bits (4 expandable to 14) (1st is right accumulator)


addressable registers:

Text mem
 index reg
 acc
 B-reg, mask
 prog. reg. ?


logical reg
 clock-real time
 alarm - master, specific, - mask,
 I/O counters (word, address, angular position)

dual

bytes can displace cyclic rotation



Load Class:



A = byte activity (in 8 bit mask)

P = displacement no. of byte positions each to right on way to A.


M = mode:

000-001	Full Wd.
100	Dual mode,
101	Left mode
110	Right "
111	Trans "

T = sign data tag (change sign)

R = 1 immediate, 0 direct, (rest are taken as const. or imm.)


A = 11011110 P = 010



I = indirect address

Bp = breakpoint - into transfer of control

div: clear to zero, on B op. sign
 illegal domain $|div| \leq |dividend|$



C has 128 added.

use same op. code
 format - leaving
 out: P, M, A, T

10 "Float" instruction.

2 FL Round FAD, FAM, FSB, FSM, FMP

F Div if mag of fraction is greater than mem
 spurious results! ?

11
 10

FShift

Unknown A, S, M (not div)


Store Class:

Same as load, etc.

"addone to Register" - acc. is changed. (add to mem destroying acc)

EXchge (Swap acc to mem)

Shift class:



R = rad bits

C = complement {acc/B
 acc only
 B-only
 invert

D = round

G = direction of shift

N = no. of shift cycles.

shift
 cycle
 normalize

Reset class:

H = half wd. modifier

X = index reg. (J)

direct & immediate

Load Index

Store Index.

Add to Index

Branch Class:

S = ~~Not a~~ ~~and~~ ~~modifier~~ Branch and Store IC in an index. (+ use in B₁) instead of prog. counter (pathfinder)

Branch relative +

Branch + to address plus logical Register.

(on bit level - not more than 6)

B₁ on sign.

A = activity

Left most bit of more than one byte.

B₁ on zero. ± 0 or $(\neq 0)$

B₁ on logical Compare (contains one byte--immediate compare)

B₁ on Sense Unit.

B₁ on B plus


B₁ on Index { high (D = decrement
low
equal

B₁ and set Index

B₁ + Incr. Index

B₁ on spos. Index.
{ neg

Logical class:



V₁ value = inserted into mem. - byte

B₁ = Byte to receive info

Y₁ = Mask selector (0 = immediate 12-17 of M₁)
(1 = logical reg.)

L₂ = First bit

L₃ = no of bits.

R = { immediate
direct

auxiliary logical reg.

set sense of accumulator : (sign ~~00~~ - complement)

convert :

(16 cases)

Load + shift.

store + shift.

(not of table lookup)

convert class :

similar to 709.

represent. by Bray.

add from b reg.

Misc :

Halt

store

no op

CAS

C logical

execute