

Meeting with Lemwell, on Performance March 21, '58

Block Dier Wallachi
McSorley Blaauw Kulshay
Foss Block Cocke

New Rolling Frame

Signa AU: - understood - can't make goals with tools we have today.
- but we can't give up here.

V. of Ill. propose faster speeds. - probably possible.

Standard Plug. unit - frame

however IBM cannot put out AU a factor of 2 or 3 below others.
will depart from S.C. if necessary. ~~one~~ one way or another circuits
will appear - org. machine so

(Block) Basic-Signa Interactions

- have defined LA interactions with I bot. - some timing has not.
instr. preparation now limited to 0.9 μ s rate. - any improvement is
expensive. Basic with core storage Tentative 0.8 cycle 0.4 fetch.
- several things in parallel, use 0.3 transfer 0.6 for add
stand to improve, clocked to cores.

If index mem were faster - transfer θ is 0.3 anyway.

might gain 0.1 in instr prep. rate. - would reorganize design to clock
at 0.3.

(Steve) Core array could run faster - may need fission - etc to pull down
0.3 is max prep rate.

simultaneous fetch & store a possibility.

(Blaw) rate can be mixed.

(Kolsky) Two types of I instrs.

- (1) Steady indexing rate read out timed main effect
- (2) Instr., C+Br, type total cycle.

suggest - multiple accumulators.
 - going back to full wds.

(Dixon) what are cost figures of putting in

(Dunnell) one will lose 3 + 9 μ s in going to another frame to H.S. reg. instead of core mem next to unit.

need mem right in AU.

- capacity 16 to 256.

cryogenic a.u., - or mem speed decrease.

(Block) 3 in 1 concept. how would I box be redesigned?

(K) indexing ops could be broken up & fed to L.A. both + store separately.

(Locke) an instr mem tied directly to AU.
higher speed =

- don't allow instr stores except by transmitt. ops, cut down compares - etc.

- (1) faster indexing
- (2) initial fetch time low.

(Dunnell) assume ~~core~~ core indexes, connected to IAD only, built in direct bus to get 0.6 rate, half mhz mem rate 0.5 μ s

also assume an extra core man based to AU.
is this all one needs?

Index Cores	16	— now in.
Inst. Storage	2048 2048	
Inst, Data	64	— exclude insts.
general Data	16384	

lose homogeneity of mem. complicates Fortran, etc.

Inst. buffer req. — not necessary in. — needs to be provided.
question of buffer as sigma only.
— code not an exact mirror of machine —

- (cont) (1) Bus Time
- (2) Index Time
- (3) AU Time.
- (4) checking

- changes
- which have reduced speed
- (1) more complex design
- (2) slower circ. speeds.
- (3) slower mem.

are restrictions too severe on speed mems?
— we should evaluate how much this does gain?

(D) Can we build core array directly into I box?
— is already done.

can look-ahead improve jump situation

(K) propose we have Branch ~~array~~ I B F will be taken
need Inst ≤ 0 ~~array~~ I B N will not be taken
 > 0 and + will look into — — —

-4-

question of I box indicators is br. or, off assumption
also or only an AU ?

→. I box ~~is~~ should do the testing branch indicators,

look into → what about H, L, E on floating compare ? also need HE, LE ?

Intermediate data results

- would have to be part of look ahead ..

→ [we should try case where intermediate storage is in main mem,
indices in core.

1. Purpose
2. Rolling frame
3. Sigma AU — separate prob. — event speeds — will take best can get many cycle time — true both for indexing core & data & instr. mem.
4. Block: Basic-Sigma instructions are fairly well laid out except for some timing instr. prep rate 0.9μ any improvement appears to be $\frac{1}{2}$ spec. 0.4 & 0.8 ... therefore 0.3 add 0.6 uses core — several ops in parallel, clocked to core cycles. going faster than 0.3 not worth while as long as that is $0.3 T_c$. 0.3 is max prep rate with present circuit speeds. regen cycle is covered by add. Store from LA distinct indexing rate similarly.
5. Kolaky: Two Types of I Box instr.
 - (1) steady indexing rate: read out time is important no.
 - (2) Decrement or C + Br Type total cycle is imp. Store from LA still done here.

Suggestions

1. to avoid mem. refs to indices — multiple accumulators — advantage disadvantage
2. another core array — less memory logic, — look into sim shows 50% effort
3. Instr. buffer reg, not ~~add~~ ~~decide~~ decide as yet.
4. I Box should test branch ind.
5. Possibility of branching off & on — need more indicators — look into. must not make any part intentionally slow — may have branch thru later.
6. read-out time of ~~instr~~ instr & data mem.