

SAVE

- 1 -

Jan 16, '58

Meeting on 0.5  $\mu$ sec Mem. & whether to keep in System  
S. Dunne, presiding.

1. Simulation brings to light for probs done.

- 2  $\mu$ sec mem. can replace 0.5  $\mu$ sec provided separate from  
data mem. Consequence of  $\frac{1}{2}$  word logic.

2. 3 areas:

- (1) basic: not imp.
- (2) Sigma: probably not?
- (3) Harvest: significant here

3. Review of Sim. Studies.

1. "Standard" Case	100	Speed
2. No FM, 4MM, 16XM	82.	
3. No FM 4MM, No XM	41.	
4. 2MM, 4MM, 16XM	98.	
5. No FM 6MM, 16XM	85.	

→ results 10 days on Monte Carlo prob. from simulator. (~~24<sup>th</sup>~~ Jan)  
Feb 1 date: on budget.

Cost of 0.5  $\mu$ sec 1025 Mem  $\approx$  2.0  $\mu$ sec 16K Mem.

Registers: 0.1 is too fast as is.


→ Question sort out Intermediate results - put in FM.

2 Bus system:


→ 2 Mem for Instr., 4 Mem for data. but some bus.

4. High speed cores for Indexing;

1. Intermediate data
2. Index quantities,
3. Inner loops,
4. Internal Registers in cores.



XSTR Count	Wd size
824	16
929	32




Another system same transistor count,

(actually stretched  $0.1 \mu s$ )

NDRO  
core  
Timer

- Non-destructive Read Cycle :  $0.3 \mu s$
- Clear & Write :  $0.6$  to  $0.75 \mu s$  (same as  $0.5 \mu s$  norm)



Propose: a separate mem. of this high speed for X reg.

---

How important is Non-destructive Read at ns.  
regular read-write - (Data & Bus will do)  
exchange memory.

---

\* Harvest: Combine,

→ use {0.7 for 0.5  $\mu$  mem. cycle