

Memory locations:

top of memory: (TC) A_1

	OP	addr	index	decr.
A_1	HTR	OPCODE, 0,	-	A_2
C_1	HTR	0, 0,	0	
T_1	HTR	0, 0,	0	
O_1	HTR	0, 0, 0,	0	
I_{11}	HTR	$-A_{j1}$		
\vdots				
I_{1n}	HTR	$-A_{jn}$		
\vdots				

1010	A_i	A_i	HTR	OPCODE, 0,	$-A_{i+1}$	
1001		C_i	HTR	0, 0,	0	Complement value
1008		T_i	HTR	0, 0,	0	True value
1007		O_i	HTR	0, 0, 0,	0	output from A_i
		I_{i1}	HTR	$-A_{j1} + 1$ for comp		} inputs to A_i
		\vdots	\vdots	$+ 2$ for True		
		I_{in}	HTR	$-A_{jn}$		

A_{i+1}	A_{i+1}	HTR	OPCODE, 0,	$-A_{i+1}$	
	C_{i+1}	HTR	0		
	T_{i+1}	HTR	0		
	O_{i+1}	HTR	0		
	I_{i+1}	HTR	$-A_j$		
	\vdots				
	I_{i+1n}				

addr: $A_i = A_{i+1} + 4 + n$

A Delay has only 2 no. inputs
 ADI has $-A_1$ in decr.
 no. of inputs

Print table :

PTBL ^{HTR} A₁
A₂
A₃
⋮
A_m
HTR 0

Data Input :

	logical Element	PTBL	Print table	Source table
A ₁				B ₁
A ₂				B ₂
⋮				⋮
A _N				B _N
⋮				⋮
ADV				B _{N+2}

Note: B's must be located below 4k in memory