March 12, 1958

Project 7000

File Memo

Subject: Second Report on Results of SIGMA Timing Simulator Program

1. Introduction

To evaluate the performance of an asynchronous computer such as SIGMA one must get down to the detailed interaction of the components under typical operating conditions.

The first report on this subject (Project 7000 File Memo dated 2/6/58) describes how we have attempted to make quantitative measurements of the performance of the SIGMA computer using a Timing Simulator code written for the 704.

This report lists the studies which have been done since the last report. Most of them have been directed toward evaluating the effect of the recent proposed redesign of the indexing Arithmetic Unit and its interrelationship with the more realistic Arithmetic Unit Times now being quoted.

The effort of the past month has been in the direction of obtaining results as soon as possible, not in making the simulator a more precise mirror of the SIGMA machine. The results must, therefore be considered as approximate in details although the large trends should be essentially correct.

2. Test Problems Used

The main test problems used continue to be the mesh calculation and the Monte Carlo Calculation described in the February 6th memo. The Mesh calculation was used for the main IAU-AU studies since it uses a more or less "normal" distribution of indexing and arithmetic operations. (Reference: File Memo Dated March 5, 1958).

In addition to these, a few runs were also made on three problems which have been used by others in inter-comparing IBM machines with the LARC, the TRANSAC, etc. They are:

- (1) The Westinghouse Reactor problem The calculation of the inner loop of the numerical solution of a neutron diffusion equation. It is very heavy on arithmetic, very little logic.
- (2) Ziller's Transac Test problem The evaluation of a polynominal using computed indices.

(3) Matrix Inversion

The inner loop of a matrix inversion routine. Arithmetic and logic are approximately of equal importance. The shortness of the loops makes effective multiplexing difficult.

3. Designs Studied

The chief differences between the "standard design" described in the February 6th memo, and the designs being studied in this report are in the indexing Arithmetic Unit, the arithmetic unit times and the inclusion of index core memory. For convenience the other items which were not changed are also included in the following list:

The "January" and "February" Designs:

4. Results and Conclusions:

A list of the parameter studies run since the February 6th memo are given in Appendix I.

Appendix II consists of graphs of some of the runs showing the variation of SIGMA computing speed vs. various parameters. In each case the speed is in terms of a 704 version of the same problem.

(a) SIGMA performance for various problems

Table 1 lists the speed of SIGMA on the five problems which have been tried to date. One striking feature is the range of speeds which appear — from 40, to 86. for the improved times. This points up the difficulty of giving a single speed performance figure. It also indicates that SIGMA is not just a "speeded-up 704", but a machine with considerably different organization.

SIGMA shows the biggest improvement over 704 in the problems which are largely floating arithmetic - - Mesh, Westinghouse, and Transac Test. It shows less improvement for the problems involving logic and indexing - - Monte Carlo and Matrix Inversion. (See graph 1)

(b)

) The effectiveness of the February Improvements in the IAU

All the problems showed an improvement as a result of the February improvements in the Indexing Arithmetic Unit. Those heavy on indexing naturally showed the most. (See table 1)

The variation of speed vs. IAU times for various Arithmetic times are shown in graphs 2 and 3. The important point to notice is that although the changes in AU and IAU are each worth about 10% in speed separately, taken together they make a 30% improvement. Graph 4 shows the AU efficiencies as a function of the AU and IAU times.

(c) The effect of Instruction Memory Speed

As was found in the previous runs, the Monte Carlo problem with its frequent branching is more sensitive to the instruction memory speed than the Mesh Calculation. However, with the present speeds, as contrasted to the higher "standard" speeds used before, the performance is only about half as sensitive to the change in memory speed as it was. (10% decrease instead of 22%). The positive effect of having more instruction memory does not appear in these figures.

FILE MEMO

- (d) The effect of the number of Instruction Memory Boxes Graph 5 shows rather conclusively that there appears to be no gain beyond two instruction memory boxes for these arithmetic speeds.
- (e) The effect of the number of Main (Data) Memory Boxes Graph 6 shows that the performance has become less sensitive to the number of Main Memories than was true using the "standard" speeds. There is still a pronounced loss if one mixes data and instructions, however.

(f) The effect of changing divide speed only

Because of interest expressed in the importance of divide speed **alone**, several runs were made with different divide times assumed. The results are that divide reduces the speed about the same as the change in the 6-6-3-1 average arithmetic time would predict. For example, changing the divide from 2.7 us to 9.0 us changes the average AU time from 1.09 us to 1.48 us which from Graph 3 implies a speed of 61., whereas the actual run gave 62.

(g) The effect of number of levels of look-ahead

Graph 7 shows the performance vs. number of levels of look-ahead for 4 Main memories and 1 main memory. The speed continued to rise past 4 levels but the gains become relatively small.

(h) The effect of Index Core Memory times

The use of a small core array for index register has been included in the Simulator since the previous runs. Graph 8 shows the effect of various assumed cycle times on the Mesh Calculation for three sets of Arithmetic speeds. Here again, the performance is less sensitive to core cycle times when the arithmetic speeds are low than when they are high.

The 0.8 us cores themselves seem to cause about a 11% reduction in performance from that of 0.3 us transistor registers at the February speeds. However, they also have the insidious effect of discouraging other improvements which might be possible now or later but which would be **masked** by the core cycle times if we put index cores in SIGMA.

FILE MEMO

- (i) The effect of varying the 2.0 us memory read out time Graph 9 shows that the performance is decreased by later read-out times, but that is not a strongly varying function for small changes.
- (j) The effect of simultaneous Input-Output upon computing speed A series of runs was made varying the average I/O word rate while the regular program was running. The Simulator assumes that a high speed disk is storing words in consecutive memory locations taking priority over other memory references. The effect on the Mesh Calculation was surprisingly small. The Mesh Calculation is favorable case, since the index registers are used in it to hold all intermediate results and these are not disturbed by the disk. More cases should be examined before making further generalization.

5. Summary

The improvements proposed since the January estimate are certainly very worth while. However, the performance is still about a factor of two below that expected in the Los Alamos contract.

The SIGMA system becomes percentage wiss less sensitive to all variations when its speed is low than when it is high. We must be careful not to let this apparent insensitivity encourage us to drop 5% here and 5% there as being unimportant. The SIGMA system is very non-linear and these losses can add up to considerably more than 10%. Conversely we do not want to freeze one part of the machine at a low level which does not matter now but may block the effects of future gains elsewhere in the system.

Hannord & Holoky

Harwood G. Kolsky Product Planning Representative Project 7000

John Cocke Staff Engineer Project 7000

HGK: JC: jcv

-6-

Table 1: Summary of Main Effects on Computer Speed.

Unless otherwise stated runs were made with 4 Data Memories 2.0 us, 2 Instruction Memories, 0.6 us, 1 Index Core memory, 0.8 us and 4 levels of look-ahead.

	Description of Run		SPEED		
	•		Jan. Est.	Feb. Imp.	% change
1.	Effects of IAU time	change only		•••••	
	(a) Mesh Calc (using AU=1.09 us)	6 2.	73.	+18. %
	(b) Monte Carlo	•	29.	40.	+36. %
	(c) Westinghous	se Reactor Calc.	83.	86.	+ 4.%
	(d) Transac Te	st Problem	6 4.	73.	+13.%
	(e) Matrix Inve	rsion	35,	44.	+26. 5
		Average	55.	6 3.	+15. %
2.	Effect of IAU and AU changes separately. [Mesh Calc.]		Speed	% change	
	(a) Jan. Est. Times: $I = 1.45$ us, $AU = 1.40$ us			56.	0
	(b) $I = 0.9 \text{ us}, AU = 1.40 \text{ us}$			6 2.	+10. %
	(c) $I = 1.45$ us, $AU = 1.09$ us			6 2.	+10.%
	(d) Feb. Imp T	imes: $I = 0.9 us$, $AU =$	= 1.09 us	73.	30.%
		CED			
3.	Effect of Instruction	n Memory Speed	0.6 us FM	2.0 us FM	% change
	(a) Mesh Calc (with $I=0.9$ us, $AU=1.4$	1 0) 73.	71.5	- 2.%
	(b) Monte Carlo		40.	36.	-10. %
4.	Effect of changing Divide Speed only (IAU=0.9 us			Speed	% change
	(a) Mesh calc.	with 1.0 us Divide		75.	+ 3.%
	(b) Mesh calc.	with 9.0 us Divide		60.	-18, %
5.	Levels of Look-ahead (IAU=0.9, AU=1.09)))	Speed	% change
	(a) Mesh Calc w	ith 3 levels		69.	-5.6%
	(b) Mesh Calc w	b) Mesh Calc with 5 levels		74.	+2.3%
6.	Effect of Varying No	Effect of Varying No. of Instruction Memories		Speed	% change
	(a) Mesh calc w	Mesh calc with 1 0.6 us FM		73.	0%
	(b) Mesh Calc w	rith 1 2.0 us FM	•	64.	-12. %
7.	Effect of Varying X	-Core cycle times		Speed	% change
	(a) Mesh calc w	ith 0,4 us cores		81.	+10.%
	(b) Mesh calc w	ith 0.2 us cores		83.	+14. %
8.	Effect of Varying 2.	0 us Data mem. read	out time	Speed	% change
			0.8 us RO	1.2 us RO]
	(a) Mesh calc w	ith 2.0 us FM	72.	71.	- 1; %
	(b) Monte Carlo	with 2.0 us FM	36.	35.	- 3,4
9.	Effect of I/O memo:	ry interference		Speed	% change
	(a) Mesh calc with I/O storing every 8.0 us on average 71.				- 3. %
	(b) Mesh calc with I/O storing every 2.0 us			- 66.	-10.%

APPENDIX I

SIGMA Timing Simulator Runs Made February 4 to March 5, 1958

For Mesh Calculation

- 1. Varying X-Core times: 0.1, 0.2, 0.4, 0.6, 0.8 usec. with AU = 0.64; IAU = 0.6
- 2. #1 with AU = 1.40; IAU = 1.75
- 3. AU = 1.40; IAU = 1.75, X cores and 2.0 us memory
- 4. #3 with no IAU buffer
- 5. AU = 1.09, IAU = 1.75, Transistor X-register
- 6. Varying IAU times for 1.09 usec. AU, X-cores, 2.0 us FM IAU = 0.8, 0.9, 1.0, 1.15, 1.25, 1.35, 1.45, 1.55, 1.75
- 7. Varying AU times and IAU times, X-cores, 0.6 us FM AU = 0.29, 0.51, 0.79, 1.09, 1.35, 1.63 for IAU = 0.8, 0.9, 1.0, 1.1, 1.2, 1.4
- 8. Varying divide time only: 1, 3, 5, 7, 9 usec.
- 9. Varying No. Look-Aheads for February times: 1, 2, 3, 4, 5, 6, 7, 8
- 10. Varying I/O time: 16, 12, 08, 4, 2 usec. rate
- 11. Varying X Core times for February times: 2, 4, 6, 8 usec. cycle
- 12. January and February IAU for 1.09 us AU time
- 13. Varying No. Instruction Memories for 0.6 us and 2.0 us FM: 1, 2, 3, 4
- 14. Varying No. Data memories for 0.6 us and 2.0 us FM:1, 2, 3, 4, 5, 6, 7, 8
- 15. Data and Instruction both in MM: 1, 2, 3, 4, 5, 6, 7, 8
- 16. With 0.6 us MM, Data and Instruction both in MM: 1, 2, 3, 4, 5, 6, 7, 8
- 17, Varying No. Data Memories and no. levels look-ahead
 No. MM⁴s: 1, 2, 3, 4, 5, 6, 7, 8,
 for No. Look Aheads: 1, 2, 3, 4, 5, 6, 7, 8
- 18. Varying MM read-out time: 0.2, 0.4, 0.6, 0.8, 1.0, 1.2, 1.4, 1.6, 1.8, 2.0 usec.

For Monte Carlo Calculation

- 1. Varying X-Core times: 0.1, 0.2, 0.4, 0.6, 0.8 usec. with AU = 1.40 and IAU = 1.75
- 2. AU = 1.40, IAU = 1.75 with Transistor X-registers
- 3. AU = 0.64, IAU = 0.6 with LA = 4, 8 Transistor X-registers
- 4. AU = 1.09, IAU = 1.75 with LA = 4, 8 Transistor X-registers
- 5. Varying IAU times for 1.09 usec. AU, X-Cores, 2.0 us FM IAU = 0.8, 0.9, 1.0, 1.15, 1.25, 1.35, 1.45, 1.55, 1.75
- 6. Varying AU times for 0.9 usec. IAU time, X-Cores, 2.0 us FM AU = 0.29, 0.51, 1.09, 1.35, 1.63
- 7. January and February IAU for 1.09 us AU
- 8. Varying No. Instruction Mems. for 0.6 us FM and 2.0 us FM: 1, 2, 3, 4
- 9. Data and Instruction both in Main Memory
- 10. Varying MM read out time: 0. 2, 0. 4, 0. 6, 0. 8, 1. 0, 1. 2, 1. 4, 1. 6, 1. 8, 2. 0 usec.

For Transac Test Problem

For Matrix Inversion

For Westinghous Reactor Problem

each run with January and

February IAU for 1.09 us AU

<u> </u>	Appendix 2:	GRAPHS	· · · · · · · · · · · · · · · · · · ·
			raph 1
		SIGMA C	OMPUTER SPEED
		vs Percen	tage of Flating
		Bint Open	
			Fast Mens 0:6 AS
			A levels Look-ahead
••••••••••••••••••••••••••••••••••••••			09,45 AU avertime
			As ZAU ave time
			1 Inver Mem 0.8 ps
110-			
1001			
90			
80			
9		Transac Tost +	
<i>b</i>			Mesh
50 -			
	Monte Carlo		
10	┽┽┽┽┽┽┽┽┽ ┝ ┶╧ <mark>┙</mark> ┩		
			The trix Inv.
10 -			
		PY Ve	
	Rercent F	dating to bet Ops. E	кесите а
1 1		ココート・シート とうし 日本 日本 日本	

.

EUGENE DIETZGEN CO. Made in U. S. A.

NO. 340 -IO DIETZGEN GRAPH PAPER IO X IO PER INCH

,

HER

Graph 2 COMPUTER SPEE SIGMA Times 4x1thmetic Indexing various for Anthmetic Times 20115 ain Hems 0.645 AST Mems erets ٠ĺ Mesh (Men Cate For Ł Ţ HO HC5 nandard Va 1 iø 11 Emproved 70 1/405 FE B 0,9 SPEED 80 + 70 T I 1 4 60 50 ā. JAN estimate values i. t 10 án i 1.5 1 5 10 å 2 Ś Average Anthmatic Time (usee) 12 (Execution Time for "Average ston) 1 100 T

EUGENE DIETZGEN CO. Made in U. S. A.

NO 340 - IO DIETZGEN GRAPH PAPER 10 X 10 PER INCH

HGK

Graph S CUMPUTER 3 t ł 14 4 SPEED 515111 4 Times Ι 4-. . Indexing Arito . \$ Unit Arithmetic for Times Various 0.8 44 Index Mem 1 DOMS Main Mons 4 P.C.M.S. 1 Fast Mems 2 0 t Calc. Fa A 654 -i 12 ÷ 1 İ 1 +11З 1 1 4.13 1. Internet V Yales 1 Ť I 115Handard 110 hala t a the second second t T -+ 11 12 12 12 100 4 -+ 11 90 1 -1 + Eq. 9 80 + DEED 1 -TI 600 1 ++-1.1.1. 70 Ŀ 7 V _ <u>}</u> N estimate vatues 4 FEB Improver 60 + 4 1... Values i 1 ÷ 50 t . 40 30 1 į. 90 Ŧ Đ 5 2 c metic Time instruction 1911 t-t-Þ 5 10 0 5 1-1 +-+-Average Indexing Arith (Are. time to index one -----t metic one -incl. decode fred aatt storing mod: Hak

00 EUGENE DIETZGEN MADE IN U. S A.

IO DIETZGEN GRAPH PAPER 10 X 10 PER INCH

NO, 340



EUGENE DIETZGEN Made in U. 8. A.

ġ

NO 340 -10 DIETZGEN GRAPH PAPER 10 X10 PER INCH

NO. 340 -10 DIETZGEN GRAPH PAPER 10 X 10 PER INCH

EUGENE DIETZGEN CO MADE IN U. S. A.



340 -10 DIETZGEN GRAPH PAPER 10 x 10 PER INCH

0 Z

EUGENE DIETZGEN CO. MADE IN U. S. A.



HGK

340 IO DIETZGEN GRAPH PAPER 10 X 10 PER INCH

0 N

00

EUGENE DIETZGEN Made in U. S A.



HAK



EUGENE DIETZGEN CO. MADE IN U. S. A.

IO DIETZGEN GRAPH PAPER 10 X 10 PER INCH NO 340

EUGENE DIETZGEN CO. MADE IN U. S. A.

IO DIETZGEN GRAPH PAPER NO. 340



Acopy total cacle fixed at 2.0 us)

Rend time 04 temor 2 Fillents (ret world) 2045

Graph

Ð

HGK

Ham Mans. J. O His Tades Man. O. E. NS

Ave. 24 Time 109 25 Ave. 240 Time 0.9 25 0.9

Inok ahar

1.1