NOTE: Art still being compiled; not included in this draft. III. THE PDP-11 FAMILY

> last edit 1/18/78 latest edit 2/16/78

## PDP-11 GLUE

This part could stand alone as a book on the evolution of the PDP-11 computer structure, although it does rely on the conceptual framework of Chapter 1, and the ISPS language description given in appendix 00. The 11 has evolved quite differently from the other computers in this book, and as such provides an independent and interesting story. The factors that have created the machines are clearly market and technology based; they have generated a large number of implementations (ten) over a relatively short (eight-year) lifetime. Because there are multiple implementations spanning a performance range at the same points in time, the PDP-11 provides problems and insight which did not occur in the evolutions of the traditional mini (8 Family); the best cost/performance machines (18-bit), and the high performance machines (the DECsystem 10). The 11 designs cover a range of 500:1 in system price (\$500 to \$250,000) and 500:1 in memory size (4 Kwords to 2 Mwords).

The part is divided into six sections.

1. Introduction.

The first chapter (00), published when the 11 was announced, introduces the architecture, gives its goals, and predicts how it might evolve.

Page 2 latest edit 2/16/78

The family notion is quite strong, although not specific about members. Chapter 00, What Have We Learned From PDP-11, might be read next in order to get the broadest overview, and best immediate critique of the 11 evolution.

2. Conceptual Basis.

This section contains two papers that form some of the conceptual basis for the models. Strecker, Chapter 00, describes the cache memory mechanism for building high performance models (specifically the 11/70). Levy describes the intercommunication problem among physical components and how busses carry out this task.

3. Implementations.

Of the four implementation chapters, three are on specific implementations (LSI-11, CMU-11 and 11/60) and the fourth (Chapter 00) is a study of all models. This latter chapter provides comparative data on the various implementations together with how the designs fit a conceptual model.

4. Evaluation.

Chapter 00 evaluates the 11 as a machine for executing FORTRAN. What The We Have Learned From PDP-11, Chapter 00, discusses aspects of the PDP-11 evolution in terms of the models introduced in Chapter 1. 
 G. Bell -- PDP-11 Glue
 Page 3

 last edit 1/18/78
 latest edit 2/16/78

5. VAX-11.

7

This paper, by the architect of VAX-11, discusses the new architecture and its first implementation, the VAX-11/780.

6. The multiprocessor research computers of Carnegie-Mellon University.

built at carnegie - Mellon University are discussed Three multiprocessors: C.mmp (Chapter 00) Cm\* (Chapter 00) and C.vmp (Chapter 00) give examples of a 16-processor multiprocessor, a set of computer modules based on LSI-11 and a triplicated, voting multiprocessor computer for high reliability. much multiproces is also discussed INTRODUCTION

### A NEW ARCHITECTURE FOR MINICOMPUTERS -- THE DEC PDP-11

It is somewhat anticlimactic to discuss this original PDP-11 description here because Chapter 00 explicitly discusses what We Mave Learned from the PDP-11<sup>107</sup>. The purpose of the chapter was originally threefold: to give the PMS and ISP architecture of the PDP-11 as it was first proposed, to describe the first (11/20) implementation, and to show possible extensions. This was attempted at a time when the whole family architecture had not been worked out or even fully considered.

The computer class definitions (given in 1970) of micro, mini and midi have stood the rest of time for they correspond quite closely to those of an 3 in

Page 4 latest edit 2/16/78

Chapter 1.

The major reasons (elaborated upon in Chapter 00) for the disparity between the predicted and actual evolution are:

- The notion of designing with improved technology, especially for a family, was not understood in 1970. This understanding came later and was put forth in a paper in 1972 (Bell, Chen, Rege).
- 2. The Unibus proved unacceptable for intercommunications at the very high and low end designs. Although this chapter posits a multiprocessor and such a particula multiple Unibusses for high end designs, this exact structure did not evolve as a standard. Levy's chapter elaborates on the bus evolution.
- 3. The address space for both physical and virtual memory was too small.
- 4. The particular data-type extensions were not predicted. While floating point arithmetic was discussed, the character string and decimal operations were not described. These data types evolved in response to market need and COBOL -- factors which did not exist in 1970.

We have made a major change in the chapter by removing the original ISP description and replacing it with a correct and complete (by adding memory management and floating point) ISPS description given in Appendix 0 of the book.

Page 5 latest edit 2/16/78

### CACHE MEMORIES FOR PDP-11 FAMILY COMPUTERS

Chapter 00 by Strecker is included for four reasons: it is a clear exposition of the cache memory structure and its design parameters; the cache is the basis of a fast PDP-8 [Bell <u>et al</u>, 1974], the 11/60 (Chapter 00) the 11/70 (page 00), and the KL10 (Chapter 00); the design methodology is well done--it is good engineering; and finally, the paper is well-written--in fact, it received the award for the Eest Paper at the Third Computer Architecture Conference. We also publish it simply to serve as an encouragement and an example for those who should understand and describe their work -- such well-written and relevant papers are only too rare.

The cache design process is implicit in the way in which the work is carried out to determine the structure parameters. The relevant sensitivity plots (runs) are made to determine the effect of each parameter on the design. In the 11/60, Mudge (Chapter 00) uses Strecker's program traces and methodology. Note that it is easy to collect statistics about PDP-11 program behavior since the trace bit in the PS word, permits the 11 to interpret itself on a single-instruction basis. One of the important parameters to understand is the time between changes of context because all real time and multiprogrammed systems have many context switches. To the best of our knowledge this study is unique. The PDP-8 cache design (Ghapter 00) shows the effect of segmenting the cache for instructions and data. G. Bell -- PDP-11 Glue last edit 1/18/78 A cache design for a PDP-8 [Bell et al, 1974] is summarized on page 00. The 8 study shows the effect of separating instructions and data whereas the 11 does not. Strecker gives the performance evaluation in terms of cache miss ratios whereas the reader is probably interested in performance or speed-up. These two measures, see Fig. Cachespeed, are related (Lee, 1969) in the following way (assuming an infinitely fast processor):

the relative execution speeds are:

t(no cache) = pRt(to cache) = p + mR

speedup = pR/(p + mR) = R/(1 + (m/p) R) = a = miss ratio = m/p

therefore

speedup = R/(1 + aR) = 1/(a + 1/R)

Page 7 latest edit 2/16/78

note that if a = 0 (100% hit), the speedup is R; while if a = 1 (100% miss), the speedup is R/(1 + R), i.e., the speedup is less than 1 (i.e., time to reference both memories)

### IMPLEMENTATIONS

# A MINICOMPUTER-COMPATIBLE MICROCOMPUTER SYSTEM: THE DEC LSI-11

Although the paper is a descriptive narrative about the design at each of the chip, board, and backplane levels, it lacks insight that the designers at Western Digital or DEC (Duane Dickhut, Lloyd Dickman, Rich Olsen, or Mike Titelbaum) might have provided. It was written from the viewpoint of a knowledgeable user. An account of the chip-level design is available (Soha and Pohlman, 1974). The design was done at Western Digital by Roberts, Soha, and Pohlman as a relatively general purpose microprogrammed computer that could be used to emulate many computers. When DEC started working with the designers to effect interpretation of the 11 ISP, the design took on more of the 11 structure. Two design levels are described in the paper: the 3 chip microprogrammed computer as it is used to interpret the 11 ISP, and the particular PMS-level components as they are integrated into a backplane to form a hardware system. Sebern points out the microprogramming tradeoff that took place between the chip and module levels to carry out functions normally in hardware: the time clock, the console, refreshing dynamic random access MOS memory, and power fail control.

The subtleties and uniqueness of the module structure are not described, nor are the design alternatives. For example, a bounded design that is typical of one board microcomputers was considered, though not described. However, a lower-cost, one-board system, like the VT78, (page 00) has evolved and is shown in Fig. RXT-11. The RXT-11 is an integrated system containing an LSI-11 chip set, 32 Kwords of memory, connectors for six EIA interfaces, and a controller for two floppy disk drives. One-hundred and seventy-five i.c.'s were used -- to implement the same functionality using standard LSI-11 modules, 375 i.c.'s would have been used.

Page 8

R

hg. 155-11/2

LSI-II LSI-II Cottenu

latest edit 2/16/78

The initial module-level design for the LSI-11 was predicated on a quad-sized form factor with a conventional backplane. The modules are (Fig. 15I-11/2) shown on page 00. Since there were not special ICs beyond the 3 chip processor, options tended to be relatively large and often occupied a full quad module. For options that were greater than a quad size, an ingenious packaging scheme was devised. It provided interconnection points on the extra half of the module (a double sized module) which was not used as the LSI-11 Bus (requires a double sized module). This permitted multiple board, complex options, e.g., a disk controller, to be packaged as a single option with no interconnection between the boards except via the second half of the quad board. As DEC began to build special ICs to interface to the bus, the option sizes decreased to occupy a double module. This system is now known as the LSI-11/2. A backplane system with modules is shown in Fig. LSI-11/2. The options available for the two systems have evolved as shown in Table LSI-11 Options. The effect of a lower cost LSI-11 system is to provide additional applications as we discuss in Chapter 1.

| Table of LSI-11 Options and Fa | ctonsions (10 | (78) for LST 11/0 |           |
|--------------------------------|---------------|-------------------|-----------|
|                                |               | 107 IOF LSI-1172  | - Per     |
|                                | 1 07 11       | 107 14/20         |           |
|                                | 11-104        | LSI-11/2          | Additions |
|                                |               |                   |           |
| Basic                          |               |                   |           |
| Processor + 4 Kw               | quad          |                   |           |
| + eend line                    |               |                   |           |
| Processor                      |               | double            |           |
|                                |               | •                 |           |
| Real time clock                | quad          |                   |           |
| Power controller/              | double        |                   |           |
| sequences                      | i di seci     |                   |           |
|                                |               |                   |           |
| /18/78 <u>Memories</u>         |               |                   |           |
| 4 Kw RAM                       | double        |                   |           |
| 4 Kw core                      | quad          | •                 | ·<br>·    |
| 16 Kw RAM                      | quad          |                   |           |
| 4 Kw PROM                      | double        |                   | •         |
| 4 Kw PROM; 256 RAM             | double        |                   | -         |
| 32 KW RAM                      | ouad          | double            |           |
|                                | 4.000         | 000010            | · · · · · |
| ntonfocoo                      |               |                   | ţ         |
| Den 11 - (16 ) (16             |               |                   |           |
| Parallel (16 line)             | double        |                   |           |
| 4 line asynchronous            | quad          | double            |           |
| Asynchronous (serial)          | double        |                   |           |
| Instrument (IEEE-488)          | double        |                   |           |

| latest | edit | Page 10 2/16/78 |  |
|--------|------|-----------------|--|
|        |      |                 |  |

.

2040

| Direct Memory Access | quad |
|----------------------|------|
| Foundation (general  | quad |
| purpose)             |      |
| Fancy RT clock       | quad |

| Analog-to-digital | quad   |
|-------------------|--------|
| Digital-to-analog | quad   |
| Floppy interface  | double |

Hard disk interface (RK05) 4 quads

|            |             | n i fa i s |
|------------|-------------|------------|
| Backplanes | Ine printer | double     |
| 4 x 8      |             | for quads  |
| 2 x 4      |             |            |

2 x 8 2 x 12

1 line synchronous quad 4 line asynchronous quad

10 /1

USING LSI PROCESSOR BIT-SLICES TO BUILD A PDP-11--A CASE STUDY IN MICROCOMPUTER DESIGN

This paper by the designers of CMU-11 appears both in the module part and in this part on PDP-11 implementations. The Intel 3000 bit slice, herein celled a Microcomputer (for Microprogrammed Processor), is used to interpret a PDP-11 ISP. The purpose of the design was to test the assertion that the bit-slice based arithmetic unit with register memory and microprogrammed control would simplify the design and construction of processors. The 11 was selected as a target problem in order to avoid the temptation of changing the problem (a real ISP) to fit the building blocks (the Intel 3000 processor). Indeed, the authors observed awkwardnesses that ultimately resulted in lower (than desired) performance. In retrospect, the Intel 3000 has not become the standard bit-slice architecture that the AMD 2900 series has; perhaps it suffered from being one of the earliest. Detailed comparisons including a breakdown of the various parts of the processor design are given and compared with the LSI-11 and 11/40 designs in terms of performance and cost (IC count and number of control bits in the microprogrammed controller).

A key part of the investigation was the evaluation of the computer-aided-design tools. The Stanford University Drawing System (SUDS) and the SAGE logic simulator were the major components. SAGE was predicated on being able to detect all the design and timing flaws prior to construction of a design. The authors claim that 95% of the errors were detected in this manner. The simulated-time/real-time ratio (1997) did

constrain the design process, e.g., the number of different runs used to find worst-case conditions.

# DESIGN DECISIONS FOR THE PDP-11/60 MID-RANGE MINICOMPUTER

Unlike the reports from an architect's or reporter's viewpoint this chapter is a direct account of the design from the close proximity of the project. A mid-range machine is an inherently difficult design for the reasons of the designer characteristics we presented in Chapter 00, page 00. [CM: unclear]. As neither the lowest cost nor highest performance PDP-11, it has to be the right balance of features, price, and performance against criteria that are usually extremely vague.

Four interesting aspects of computer engineering are shown in the 11/60: the cache to reduce Unibus traffic; trace-driven design of floating-point arithmetic processors; providing writeable control store; and increasing the reliability, availability and maintainability.

Whereas the Unibus was previously thought to be inadequate for high performance systems, by using a cache most processor references do not use the Unibus and so leave it free for i/o traffic. This gives high performance without the attendant cost. The cache work is based on Strecker's (Chapter 00). The study leading to determining the block size is given. The block size can only conveniently be one since fetching multiple words would tie up the Unibus with additional traffic.

\*Using Amdahl's constants, page 00, the reader might compute the bus bandwidth (for i/o traffic) and the address space needs for this speed processor given the cache and compare these needs with the Unibus. [CM: We should do this for all models in "What We've Learned" Chapter] G. Bell -- PDP-11 Glue last edit 1/18/78 The use of trace data to design the floating point arithmetic is described together with the resulting design. Note that the 11/60 performs roughly at 11/70 speeds but at lower cost. The implementation of the two can be compared in the following table.

Table - Implementation of 11/60 and 11/70 (count of printed circuit boards).

|                   | 11/60 | <br>11/70 |             |              |
|-------------------|-------|-----------|-------------|--------------|
| ·                 |       |           |             |              |
| Base Pc           | 54    | 8 [CM:    | check 11/70 | sys. manual] |
| Floating point    | 4     | 4         |             |              |
| Cache             | 1     | 4         |             |              |
| Memory management | 1     | 2         |             |              |
|                   |       | <u> </u>  |             |              |
|                   |       |           |             |              |
| Total             | 10    | 18        |             |              |

Microprogramming is used to provide both increased user-level capability and increased reliability, availability and maintainability. The large writeable control store option is described together with its use for data storage and various applications. This option has been recently used for emulating the PDP-8 at the OS/8 operating system level.

A general discussion of microprogramming is also given, especially with respect to memory technology advances (see also Chapter 2, page 00). Other

\*Using Amdahl's constants, page 00, the reader might compute the bus bandwidth (for i/o traffic) and the address space needs for this speed processor given the cache and compare these needs with the Unibus. [CM: We should do this for all models in "What We've Learned" Chapter]

does this pelong here tro?

Page 14 latest edit 2/16/78

semiconductor technology improvements are described together with how they affect price and performance. It is interesting to note that the simple concept of tri-state logic\* had such a great effect on the design.

Impact of Implementation Design Tradeoffs on Performance: The PDP-11, A Case Study

This chapter presents a **mest** comprehensive comparison of the eight processor implementations used in the ten PDP-11 models. The work was carried out to investigate various design styles for a given problem, the interpretation of the PDP-11 ISP. The tables alone give more insight into processor implementations than is available from any single source we know. The usefulness of the data also comes from having an outside observer examine the machines and share his insight.

The tables include:

- a set of instruction frequencies, by Strecker, for a set of ten different applications. The reader should note the frequencies do not reflect all uses, e.g., there are no floating point instructions, nor has operating system code been analyzed.
- implementation cost (modules, ICs, control store widths) and performance (micro- and macro-instruction times) for each model; and

3. a canonical data path for all 11 implementations, against which each

\*Ability to interconnect a number of subsystems together through a wired-or connection.

Page 15 latest edit 2/16/78

processor is compared.

With this background data, a top-down model is built which explains the performance (macro-instruction time) of the various implementations in terms of the micro-instruction execution, and primary memory cycle time.

\_\_\_\_\_

Since these two parameters do not fully explain (model) performance, a set approach is also used of bottom-up factors must be introduced. These factors include various design techniques and the degree of processor overlap. We believe that this analysis of a constrained problem should provide useful insight to both computer and general-digital-systems designers.

### EVALUATION

TURNING COUSINS INTO SISTERS: THE ROLE OF SOFTWARE IN SMOOTHING HARDWARE

# probably

Since FORTRAN is quite possibly the most often executed language for the PDP-11 and the one we intended that it execute, it is important to observe the 11 architecture as seen by the language processor--its user. The first FORTRAN compiler and object (run) time system are described together with the evolutionary extensions to improve performance. The FORTRAN IV-PLUS compiler is only briefly discussed since its improvements, largely due to compiler optimization technology, are less relevant to the 11 architecture.

The chapter title overstates the compatibility problem since the five

Page 16 latest edit 2/16/78

variations of the 11 ISP for floating point arithmetic are made to be compatible by essentially providing five separate object (run) time systems and a single compiler. This transparency is provided quite easily using a used in the chapter . . concept called threaded code. This concept appears to be a very simple interpreter for the PDP-11--and might not be called an interpreter by many. With threaded code, one 1-word instruction requiring two memory cycle times is executed each time a high level operation code is to be interpreted, otherwise the processor is carrying out the desired op code. When a simple integer expression like I = I + 1, which occupies 2 memory words and requires 3 memory cycles to execute, is transformed into a threaded code version the program still only occupies 2 words, but instead requires 5 memory cycles to execute (nearly a factor of 2). For more complex operations requiring longer execution times, like floating point arithmetic, the overhead turns out to be quite low and the space utilization is quite good. It is also possible to move afficiently between threaded and directly executed code, although this is not done. Jim Bel discovered the technique; it has been used extensively for other compilers because of its low time and space overhead. The ability to carry out the interpretation so elegantly was not part of the original PDP-11 design, but rather was a consequence of the generality of the 11's addressing modes.

The first version of the FORTRAN machine constructed was a simple stack machine. As such, the execution times turned out to be quite long. In the second version, by recognizing the special high-frequency-of-use cases, e.g., A = 0, A = A + 1, and by having better conventions for three-address operations (to and from the stack), speedups of 1.3 and 2.0 for floating

Page 17 latest edit 2/16/78

point and integers, were obtained.

It is interesting to compare the virtual machine described with the FORTRAN IV-PLUS machine which uses the floating point processors (on the 11/34, 11/45, 11/55, 11/60, and 11/70). If the FORTRAN machine described in the paper is implemented in microccde and made to operate at FPP speeds, the resulting machines turn out to operate at roughly the same speed and programs occupy roughly the same program space.

# THE POP-IL AFTER THREE DESIGN GENERATIONS

This chapter is a substantially revised version of a paper called "What Have We Learned From the PDP-11?" written for the CMU Computer Science 10th Anniversary, September 1975. This paper was written to critique the original expository paper on the PDP-11 (Chapter 00) and to compare the actual with the predicted evolution. The four critical issues of technology, bus bandwidth (and PMS structure), address space and data-type evolutions are examined.

The first part of the chapter discusses how the technology is used as a basis for the evolution (something we did not understand when the machines were originally planned). The role of semiconductor memories is especially critical. The next section describes the evolution from the point of view of the various development projects and people. Some early (historical) design documents are introduced to further aid in understanding the design process.

Page 18 latest edit 2/16/73

The Unibus evolution is given and the case is made for its optimality. The Unibus has had greater longevity and use than any of the other DEC busses and compares favorably with the IBM I/O Channel Bus as a universal standwad for of interconnection.

We try to provide a set of evolutionary cost-performance metrics so the 11 can be compared with the other machines (18-, 12- and 36-bit) in the book (Chapter 00, 01, and 02). Also, here we go into the unique (within DEC) problem of designing a range of machines.

Although an ISP evaluation is given, it is quite weak. By comparison, Chapter 00 by Brender, gives a more useful evaluation of the architecture for FORTRAN execution. A complete section is given on the addressing extension, beyond the 11/45 and 11/70 extensions, which required a major perturbation: VAX-11.

The final section, addressed to the research community, describes some general problems encountered in structure design and engineering, together with how solving them might be useful in subsequent designs.

# VAX-11/780: A VIRTUAL ADDRESS EXTENSION TO THE DEC PDP-11 FAMILY

This chapter

Chapter 00, by Bill Strecker, provides a clean, somewhat terse, yet comprehensive description of the VAX-11 architecture. It is among the best papers on a specific architecture that we know. Since the VAX part of the architecture is so complete in terms of data-types, operators, addressing

### Page 19 latest edit 2/16/78

and memory management, it can also serve as a textbook model and base, case study for architecture in general. Goals, constraints and various design choices are given. The first model, VAX-11/780, is also briefly described.

VAX-11 is the extension to PDP-11 ISP to provide a large, 32-bit virtual address for each user process. When operating with 32-bit addresses, call native mode, the VAX part of the architecture is in effect. The architecture includes a PDP-11 mode (compatibility) for PDP-11 programs written for the RSX-11/M program environment to run unchanged. In this way, PDP-11 programs can be moved among VAX and PDP-11 computers, depending on the user's address size, computational and generality needs.

THE MULTIPROCESSOR RESEARCH COMPUTERS OF CARNEGIE-MELLON UNIVERSITY AND DEC'S PULSAR

Three computers, which use the 11 as a basis, were built at Carnegie-Mellon University to carry out research in computer structures and operating systems for multiprocessors. A fourth multiprocessor based on the 16 LSI-11s, called the DEC PULSAR is also discussed.

The first computer, C.mmp, is a 16 processor (11/40's and 11/20's) system with 2.5 million words of shared primary memory. It was built to investigate the programming (and resulting performance) questions associated with having a large number of processors.

The chapter on the second computer, Cm\*, is located physically in the

Page 20 latest edit 2/16/78

Modules Part, as the modules that form Cm\* are LSI-11's. Cm\* was based on the premise that ultimately, the smallest modular unit, i.e., integrated circuit, used to build digital systems would be a computer. With this premise, we need to understand how to interconnect computers physically, how to assign parts of the application program to the various computers, and how to program the complete structure.

The third computer, C.vmp, was designed to investigate how a production microcomputer, the LSI-11, could be used to build a triplicating, voting high availability computer.

The goals of the first two are performance while the third has reliability as its goal.

We believe that technology will <u>force</u> the evolution of computing structures to converge to three styles of multiprocessor computers: (1) C.mmp-style, for high performance, incremental performance and availability; (2) loosely coupled computers like Cm\* to handle specialized processing, e.g., front end, file, and signal processing; and (3) C.vmp-style for high availability **mediated based on** increased maintenance costs.

The technology-force argument is based on history, near term technology, and resulting price extrapolations:

1. MOS technology is increasing in both speed and density faster than the technology, e.g., ECL, from which high performance machines are built.

- 2. The price per chip of the single-MOS-chip processors decreases at a . substantially greater rate than for the low-volume high-performance, special designs. Chips in both designs have high design costs, but the special design enjoys a much lower volume.
- 3. Relative to all other costs of a system, the processor cost in a low end system is essentially zero.
- 4. Standards in the semiconductor industry tend to form more quickly for high volume products. For example, in the 8-bit microcomputer market, one type supplies about 50% of the market and three types supply over 90%.
- 5. A 16-bit processor-on-a-chip, with both an address space matching its performance and appropriate data-types, has been announced. Such a commodity will form the basis for nearly all future computer designs.

DEC'S PULSAR, described below, is a good example of one of the more straightforward applications of this technology. As a result of these factors, the two classes of machines (MOS-processor-on-a-chip-based and low-volume, high-performance-processor-based) have rapidly diverging costs per operation per chip. Furthermore, large scale applications have been slow to form since problem complexity increases more rapidly than program size. Therefore, most subsequent computers will be based on standard, high volume parts. For high performance machines, since processing power is available at essentially zero cost from processor-on-a-chip-based

Page 22 latest edit 2/16/78

processors, large scale computing will come from arrays of processors, just as we build arrays of 64 Kbit ICs to form memory subsystems.

Insert @

Capy C.mmp--A Multi-Mini-Processor

C.mmp was motivated by the need for more computing power to solve speech recognition/signal processing problems and to understand the multiprocessor software problem. Until C.mmp, only one large, tightly coupled multiprocessor had been built--the Bell Laboratory's Safeguard Computer (BSTJ issue?).

The introductory section describes the economic and technical factors influencing multiprocessor feasibility and argues for the timeliness of the research. Various problems to be researched are given together with a discussion of particular design aspects. For example, since C.mmp is predicated on a common operating system there are two sources of degradation: memory contention and lock contention. The machine's theoretical performance as a function of memory-processor interference is based on Strecker's (1971) work. In practice, because the memory was not built with low-order address interleaving, memory interference was greater than expected. This problem was solved by moving program segments.

As the number of memory modules and processors becomes very large, the theoretical performance (as measured by the number of accesses to the memory by the processors) approaches the memory bandwidth (m/memory-cycle-time) x 1/e.[ref.?] Thus, with infinite processors, there

R the multiprocessor research projects at CMU have emphasised synthesis and measurement. Operating systems have been built for them and the executions of user propams have been carefully analyzed All the multiprocessor interferences, overheads, and synchronization problems have been faced; the resultant performance helps to put their actual costs in perspective. Tique HARPY looks at one of applications, the HARPY speech recognition program, in detail. the perf where the performance of C. map and Im & is compared with three iniprocessors (KA-10, KL-10, and +1/40).

 $(\alpha)$ 

Page 23 latest edit 2/16/78

THE PARTY

is not a maximum limit on performance, provided all processors are not contending for the same memory.

Although there is a discussion outlining the design direction of the operating system, Hydra, later descriptions should be read [Wulf <u>et al</u>, 1975]. Since the **11's** small address necessitated frequent map changes, 11/40s with writeable control stores were used to implement the operating which systems calls to change the segment base registers.

The C.mmp which was actually built is shown in Fig. PMSC.mmp.

There are three basic approaches to the effective application of multiprocessors:

- System-level workload decomposition. If a workload contains a lot of inherently independent activities, e.g., compilation, editing, file processing, and numerical computation, it will naturally decompose.
- 2. Program decomposition by a programmer. Intimate knowledge of the application is required for this time-consuming approach.
- Program decomposition by the compiler. This is the ideal approach. However, results to date have been disappointing [Ref. Illiac IV FORTRAN compiler projects].

C.mmp was predicated on the first two approaches. Since the original

Page 24 latest edit 2/16/78

paper, ALGOL 68, a language with facilities for expressing parallelism in programs, has been implemented. It has assisted greatly with program decomposition. See Figure x.

As can be seen in the paper, a model of the lock problem influenced the number of critical sections in the scheduler. Since the paper, the operating system Hydra has been designed and implemented. An extensive description is given in [Wulf <u>et al</u>, 1975].

Two experiments analyzing the performance of C.mmp and Hydra have been reported. The first, by Remathe [1977], used a hardware monitor to measure the degradation due to the locking mechanism which is invoked when shared data is accessed. The second, by Oleinick [1977], analyzed user-program-level synchronization. We summarize the results of both below.

The contention for shared resources in a multiprocessor system occurs at several levels. At the lowest level processors contend at the cross-point switch level for memory. This memory interference is discussed in the chapter. On a higher level there is contention for shared data in the operating system kernel. At higher levels, processes contend for i/o devices and for software processes, e.g., for memory management. The following table points to models on experimental data at these different levels in C.mmp.

Table ?

Contention Level

Reference

Page 25 latest edit 2/16/78

user-program

[Oleinick, 1977]

[Fuller and Oleinick, 1976]

Marathe and Fuller, 1977]

Hydra Kernel objects

[-Marathe

cross-point switch

Chapter XX [Fuller, 1976]

### Mar

place

Ranathe's data show that the shared data of Hydra is organized into enough separate objects that a very small degration (less than 1%) results from contention for these objects. Table LOCK is reproduced from his paper. He also built a queueing model which projected that the contention level would be about 5% in a 48 processor system.

Takle

Oleinick uses a root finding algorithm to study various implementations of a single problem.

[CM: elaborate after studying his thesis chapter.]

Multi-Microprocessors: An Overview and Working Example

The Cm\* work, sponsored by NSF and ARPA, is an extension of earlier NSF-sponsored research [Bell, etc. 1973] on register-transfer-level modules. As LSI and VLSI enable construction of the processor-on-a-chip, it is apparent that low-level, register-transfer modules are passe' for the construction of all but low-volume computers. Although the research is

Section (A) Oleinick's data on C. mmp - for 11 Slue - follows Marather data in the section on c. map aleinick [1978] has used C. mmp to conduct an experimental, as opposed to theoretical, study of implementation of parallel algorithms on a multiprocessor. He uses a roosfinding algorithm an extension of the bibection method for finding the roots of an equation. the A decomposition of the binary search for a root into n palallel processes is to walnake the function simultaneously at n points. n points. under ideal conditions, all processes would finish walno the function evaluation (required at each step) at the same time, and then some brief bookkeeping would take place to determine the next subintervaluiscore. for the n processes to work on time speed single state because the time to evaluate the function is data dependent, some processes complete before others. Moreover, if the bookkeeping task is time consuming relative to the time to evaluate the function, the speedup ratio will suffer. Cleinick systematically studies each source

of fluctuation in performance. The dominant synchronization tig 4.2 stors compares Jollows PM & These are as

PM1 Kernel

the processon simply which executes a short sequence of instructions which repeatedly sest the lock. Spin lock -Clearly the impact of process synchronization is a function of the ratio of synchronization time to function evaluation time. Figure 4.5 indicates that spin to gives the ranges over which the each lock should be used without dominating execution time time.

Page 26 latest edit 2/16/78

predicated on structures employing a hundred or so processors, this chapter describes the culmination of the first (ten-processor) phase.

The authors motivate their work by appealing to the diseconomy-of-scale arguments which we advanced at the beginning of this section (page 00). To provide additional context for their research, computer modules (Cm\*), multiprocessors (C.mmp) and computer networks are described in terms of performance and problem suitability. The chapter gives a description of the modules structure, together with their associated limitations and potential research problems.

Insert section (5)

The final, most important, part of the chapter evaluates the performance of Cm\* for five different problems.

Ensert Section (3)

C.vmp: The Architecture and Implementation of a Fault Tolerant

Multiprocessor

C.vmp is a triplicated, voting multiprocessor designed to understand the difficulty (or ease) of using standard, off-the-shelf LSI-11s to provide greatly increased reliability. There is concern for increased reliability because systems are becoming more complex, are used for more critical applications, and because maintenance costs for all systems are increasing. Because the designers themselves carry out and analyze the work, this chapter provides first-hand insight into high reliability designs and the design process--especially its evaluation. The system has operated for several months and the first phase of work is complete.

Section (3) A 50-Computer-Rodule Cm " is now under construction and is planned to be operational by the end of 1978 for evaluation in 1979. The extension of Cm \* 1 is known as Cm \* / 50 and is shown in Fig Cm \* / 50. It will be used to test the CMU ideas on parallel programming methods, fault tolerance, modularity, and the entensibility of the Cm \* studence.

Section (5)

the grouping of processor and memory into modules and the dierarchy of bus skuckures - LSI-11 bus, Map bus, and Entercluster bus - are radical départures from more conventional computer systems.

Several design goals are initially predicated and the work is carried out against the goals.

The goal of software and hardware transparency turned out to be easier to attain than expected, because of an idiosyncrasy of the floppy disk controller. Because the controller effects a word-at-a-time bus transfer from a one-sector buffer, voting can be carried out at a very low level. It is unclear how the system would have been designed without this type of controller; as a minimum, some form of software transparency goal would not have been violated and a significant controller modification would have been necessary.

A number of models are given by which the design is evaluated. Various component reliabilities are used and the reader should get a great deal of some insight into the factors contributing to reliability. It should be noted that a special hardware voter is needed to get a sufficiently low cost for a marketable C.vmp. While the intent of C.vmp is not a product, it does provide much of the insight for such a product.

[PULSAR here]

Add Section (A

Pulsar; A Performance Range mP System

Insert f

Section (I

16 LSI-11 multiprocessor computer for investigating the of the state o

Jega Arulpragasam

opa

2 February 1978

ail Lose

The particular interconnection chosen for breadboarding (so as to be able to explore more fully the software issues) is shown in Fig 1.

The breadboard system has the general functionality of the 11/70, including multiple interrupt levels and 22-bit physical addressing. It does not, however implement I&D space or supervisor mode, nor does it make provision for attaching Floating Point processors.

The processors communicate with each other (P-Boards), the Unibus Interface (UBI) and a Common Control <u>Section</u> (CC) via a highbandwidth, synchronous bus. This bus could achieve a bandwidth of 8.33 megavords per second by restricting its length to <6". Communication actions

Commun Control act Code The CC contains a large (8K word), direct mapping, shared cache with a 2-word block size, interfacing to the 11/70 memory bus with 2 or more controllers providing block interleaving. Analysis shows? this to be necessary to prevents the memory subsystem from becoming a severely limiting bottleneck, in spite of the large reduction in the bandwidth demand provided by the cache. In addition, the CC is due to the provides all the mapping functions for both Unibus and processor accesses to memory. The Unibus map registers (a la 11/70) and the provides map KT registers for each processor are held in a single monolithic

The UBI provides all the Unibus control functions normally exercised by the CPU in conventional PDP-11 uniprocessor systems. It interfaces the Unibus to the P-bus to communicate with the CC for data transfer and console functions, and to the P-Boards for forwarding interruptions. The Interrupt Director mechanism in the UBI is capable of overlapping the handling of different priority levels on the Unibus side, but the forwarding of vectors to processors over the P-bus is not overlapped. Interrupts will be fielded by the first enabled processor reaching the Service Branch on I-fetch, with preferential treatment for any processor in WAIT state.

microcode and some support logic to provide the extended functionality

needed. The two chip sets act as independent processors with functionally independent adapters to the P-bus. Internal contention for the adapter is eliminated by running the two processors out of phase to each other. Such contention as does exist is resolved by the mechanism for arbitration of the P-bus itself.

commincation

orientel.

14.1

Contralle

2 bus

and

controllo,

nth specki

time slot

foreach

Procestor

The PULSAR has an ASCII console interfacing via a KMC-11, with modified microcode, to the Unibus. In addition, there exists a debug panel with displays for every stage of the pipeline.

Finally, 11/70 style Massbus Adapters are also provided.

### OPERATION

Insect A, PS

The heart of the PULSAR System is a resource pipeline in which a given transaction is allocated every resource in the pipeline at specific intervals bearing a fixed relation to each other. This implies that if a particular transaction does not use a specific resource, there is an interval of time when that resource will be idle because no other transaction is allowed to use it.

This permits a single, simple arbitration mechanism, rather than separate (complex) ones for each resource. That single point of arbitration is for the P-bus Address/Function lines.

Once these are assigned to a transaction, the successive intervals of time are assigned to the following resources in order:

- 1) The mapping array.
- 2) The address translation logic.
- 3) The cache.
- 4) The validation logic.
- 5) The data lines of the P-bus.

Of course, the memory subsystem itself, which is not a part of this resource pipeline, has an independent arbitration mechanism. Interfacing between these independent mechanisms is by means of queues.

There are some operations which require more than one access to the same resource in the pipeline. These operations are effectively handled as two transactions. Examples of such operations are Memory Writes and Internal I/O Page (say KT register) accesses. A memory write may need a second access to the cache for update, while the Internal I/O Page may need another access to the map array.

-3-

There are other operations in which the timing does not permit the use of a particular resource in the specific interval that is allocated to that transaction. This happens, for instance, when a Read operation results in a cache miss. The data is not available in time. In this case too a second transaction takes place, initiated when backing store data becomes available.

In the case of interruptions, the <del>CC</del> does not participate, and direct communication is established between the UBI and an appropriate Pc, with the currently chosen interrupt handling algorithm. Consideration will be given to a change, <u>after</u> the breadboard is running, that would take into account software priority levels.

In that case, it is anticipated that the information regarding the software priority levels will be centralized in the CC.

In such a system a FORCE INTERRUPT message (which costs only the recognition hardware) suffices for all interprocessor communication.

The common cache has been proved to be more effective in both cost and in performance (provided the microprocessors' access time requirements are met) than a set of individual processor caches would be. It also eliminates the common stale data problem.

However, since the bandwidth of the pipeline is constrained by its slowest resource, the cache, the cache cycle has been separated into read - compare and compare - update cycles which are mutually exclusive during a single pass of a transaction through the pipeline. Careful design was needed to eliminate the stale-data-like problems this could cause, without resorting to cache invalidation.

If, however, P-bus bandwidth ever does become a problem, it would be possible to alleviate this with small on-board caches for Pc's that cached Read Only data.

Console operations are effected by the UBI interrogating or changing a save area for each processor, physically held in the Mapping Array, in response to ASCII console messages over the unibus. Each processor places all appropriate status in the save area on every HALT, and restores from the save area prior to acting upon every CONTINUE or START.

### SOFTWARE CONTENTION

Fig 2 shows the effective performance of the system, with and without the effects of software contention.

Preliminary measurements on the 11/70 Program Development System suggest that average executive occupancy is about 5%. Accordingly, we plan to run the system with a single global lock on the executive, as the degradation expected is small.

However, executive occupancy levels of 30% have been measured over periods of a few minutes. We have therefore designed a hierarchical multiple lock system with a lock of locks, which is set for very brief periods of time. But an implementation will await the collection of data on the average time spent under each of the several different potential "sublocks."

### COST COMPARISON

# each possible

Cost projections indicate that a multiprocessor will have an increase in parts count over an equivalent performance uniprocessor at each in the range. The took pendit for This will range from about 20% for a 2 Pc mP, down to close to 0% at the top of the range. It is to be noted that the 20% premuim can be reduced to less than 10% if provision is not made for expansibility over the entire range. Further, the premuim is based on parts count only and excludes considerations of cost benefits due to volume.

Clearly a seperate I Pc structure

Can be cost-effective (since this

...

is du LSI-11).

mass production barning, common spares and

manuels, lower engineery costs, etc.

Page 28 latest edit 2/16/78

(intext).

( in text)

Marathe, M. and Fuller, S. H. A Study of Multiprocessor Contention for Shared Data in C.mmp, Proceedings 1977 ACM SIGMETRICS Conferences, pp. 255-262.

Wulf, W. [and others] The Hydra Operating System, Fifth ACM SIGOPS Symposium on Operating Systems Principles (Nov. 1975).

new page

11 Glue Figures and Tables

Fig. Cachespeed - Structure of Pc, Mcache and Mp of cached computer.

Fig. LSI-11/2 - Photograph of double height modules forming LSI-11/2.

Fig. RXT11 - Bounded LSI-11.

# Fig. HARPY

06

1

23 Fig. PMSC.mmp - PMS diagram of C.mmp.

Table Lock - Measurement of the locking behavior in Hydra/C.mmp. Fig Cm\*/50 Table LSI-11 Options (in text)

Table Implementation of 11/60 and 11/10.

Figure × p. 24 Algol 68 Table ?
last edit 2/16/78 latest edit 3/2/78

# PDP-11 GLUE

This part could stand alone as a book on the evolution of the PDP-11 computer structure, although it does rely on the conceptual framework of Chapter 1, and the ISPS language description given in appendix 00. The 11 has evolved quite differently from the other computers in this book, and as such provides an independent and interesting story. The factors that have created the machines are clearly market and technology based; they have generated a large number of implementations (ten) over a relatively short (eight-year) lifetime. Because there are multiple implementations spanning a performance range at the same points in time, the PDP-11 provides problems and insight which did not occur in the evolutions of the traditional mini (8 Family); the best cost/performance machines (18-bit), and the high performance machines (the DECsystem 10). The 11 designs cover a range of 500:1 in system price (\$500 to \$250,000) and 500:1 in memory size (4 Kwords to 2 Mwords).

The part is divided into six sections.

1. Introduction.

The first chapter (00), published when the 11 was announced, introduces the architecture, gives its goals, and predicts how it might evolve.

Page 2 latest edit 3/2/78

The family notion is quite strong, although not specific about members. Chapter 00, The PDP-11 After Three Design Generations, might be read next in order to get the broadest overview, and best immediate critique of the 11 evolution.

2. Conceptual Basis.

This section contains two papers that form some of the conceptual basis for the models. Strecker, Chapter 00, describes the cache memory mechanism for building high performance models (specifically the 11/70). Levy describes the intercommunication problem among physical components and how busses carry out this task.

3. Implementations.

Of the four implementation chapters, three are on specific implementations (LSI-11, CMU-11 and 11/60) and the fourth (Chapter 00) is a study of all models. This latter chapter provides comparative data on the various implementations.

4. Evaluation.

Chapter 00 evaluates the 11 as a machine for executing FORTRAN. The PDP-11 After Three Design Generations, Chapter 00, discusses aspects of the PDP-11 evolution in terms of the views introduced in Chapter 1.

Page 3 latest edit 3/2/78

5. VAX-11.

This paper, by the architect of VAX-11, discusses the new architecture and its first implementation, the VAX-11/780.

6. Multiprocessor research computers.

Three multiprocessors built at Carnegie-Mellon University are discussed: C.mmp (Chapter 00) a 16-processor multiprocessor, Cm\* (Chapter 00) a set of computer modules based on LSI-11, and C.vmp (Chapter 00) a triplicated, voting multiprocessor computer for high unit ar DEC reliability. A fourth multiprocessor, PULSAR, is also discussed.

#### INTRODUCTION

# A NEW ARCHITECTURE FOR MINICOMPUTERS -- THE DEC PDP-11

It is somewhat anticlimactic to discuss this original PDP-11 description here because Chapter 00 explicitly discusses what we have learned from the PDP-11. The purpose of the chapter was originally threefold: to give the PMS and ISP architecture of the PDP-11 as it was first proposed, to describe the first (11/20) implementation, and to show possible extensions. This was attempted at a time when the whole <u>family</u> architecture had not been fully considered.

The computer class definitions (given in 1970) of micro, mini and midi have

stood the rest of time for they correspond quite closely to those of view 3 in Chapter 1.

The major reasons (elaborated upon in Chapter 00) for the disparity between the predicted and actual evolution are:

- The notion of designing with improved technology, especially for a family, was not understood in 1970. This understanding came later and was put forth in a paper in 1972 (Bell, Chen, Rege).
- 2. The Unibus proved unacceptable for intercommunications at the very high and low end designs. Although this chapter posits a multiprocessor and multiple Unibusses for high end designs, such a structure did not evolve as a standard. Levy's chapter elaborates on the bus evolution.
- 3. The address space for both physical and virtual memory was too small.
- 4. The particular data-type extensions were not predicted. While floating point arithmetic was discussed, the character string and decimal operations were not described. These data types evolved in response to market need and COBOL -- factors which did not exist in 1970.

We have made a major change in the chapter by removing the original ISP description and replacing it with a correct and complete (by adding memory management and floating point) ISPS description given in Appendix 0 of the book.

Page 5 latest edit 3/2/78

#### CACHE MEMORIES FOR PDP-11 FAMILY COMPUTERS

Chapter 00 by Strecker is included for four reasons: it is a clear exposition of the cache memory structure and its design parameters; the cache is the basis of a fast PDP-8 [Bell <u>et al</u>, 1974], the 11/60 (Chapter 00) the 11/70 (page 00), and the KL10 (Chapter 00); the design methodology is well done--it is good engineering; and finally, the paper is well-written--in fact, it received the award for the Best Paper at the Third Computer Architecture Conference. We also publish it simply to serve as an encouragement and an example for those who should understand and describe their work -- such well-written and relevant papers are only too rare.

The cache design process is implicit in the way in which the work is carried out to determine the structure parameters. The relevant sensitivity plots (runs) are made to determine the effect of each parameter on the design. In the 11/60, Mudge (Chapter 00) uses Strecker's program traces and methodology<sup>1</sup>. One of the important parameters to understand is the time between changes of context because all real time and multiprogrammed systems have many context switches. To the best of our knowledge this study is unique.

A cache design for a PDP-8 [Bell <u>et al</u>, 1974] is summarized on page 00. The 8 study shows the effect of separating instructions and data whereas the 11 study does not. Strecker gives the performance evaluation in terms of cache miss ratios whereas the reader is probably interested in

<sup>1</sup>Note that it is easy to collect statistics about PDP-11 program behavior since the trace bit in the PS word, permits the 11 to interpret itself on a single-instruction basis.

performance or speed-up. These two measures, see Fig. Cachespeed, are related (Lee, 1969) in the following way (assuming an infinitely fast processor):

| р   | = total no. of memory accesses by the processor, Pc |
|-----|---|
| m   | = no. of memory accesses that are missed by the     |
|     | cache and how to be referred to Mp                  |
| t.c | = cycle time of cache memory, Mc                    |
| t.p | = cycle time of primary memory, Mp                  |
| R   | = t.p/t.c (ratio of memory speeds), where R is      |
|     | typically 3 to 10                                   |

the relative execution speeds are:

t(no cache) = pRt(to cache) = p + mR

speedup = pR/(p + mR) = R/(1 + (m/p) R) = a = miss ratio = m/p

therefore

speedup = R/(1 + aR) = 1/(a + 1/R)

note that if a = 0 (100% hit), the speedup is R; while if a = 1 (100% miss), the speedup is R/(1 + R), i.e., the speedup is less than 1 (i.e., time to

Page 7 latest edit 3/2/78

reference both memories)

## IMPLEMENTATIONS

### A MINICOMPUTER-COMPATIBLE MICROCOMPUTER SYSTEM: THE DEC LSI-11

Although the paper is a descriptive narrative about the design at each of the chip, board, and backplane levels, it lacks insight that the designers at Western Digital or DEC (Duane Dickhut, Lloyd Dickman, Rich Olsen, or Mike Titelbaum) might have provided. It was written from the viewpoint of a knowledgeable user. An account of the chip-level design is available (Soha and Pohlman, 1974). The design was done at Western Digital by Roberts, Soha, and Pohlman as a relatively general purpose microprogrammed computer that could be used to emulate many computers. When DEC started working with the designers to effect interpretation of the 11 ISP, the design took on more of the 11 structure. Two design levels are described in the paper: the 3 chip microprogrammed computer as it is used to interpret the 11 ISP, and the particular PMS-level components as they are integrated into a backplane to form a hardware system. Sebern points out the microprogramming tradeoff that took place between the chip and module levels to carry out functions normally in hardware: the time clock, the console, refreshing dynamic random access MOS memory, and power fail control.

The subtleties and uniqueness of the module structure are not described, nor are the design alternatives. For example, a bounded design that is

Page 8 latest edit 3/2/78

typical of one board microcomputers was considered, though not described. However, a lower-cost, one-board system, like the VT78, (page 00) has evolved and is shown in Fig. RXT-11. The RXT-11 is an integrated system containing an LSI-11 chip set, 32 Kwords of memory, connectors for six EIA interfaces, and a controller for two floppy disk drives. One-hundred and seventy-five i.c.'s were used -- to implement the same functionality using standard LSI-11 modules, 375 i.c.'s would have been used.

The initial module-level design for the LSI-11 was predicated on a quad-sized form factor with a conventional backplane. The modules are shown on page 00. Since there were not special ICs beyond the 3 chip processor, options tended to be relatively large and often occupied a full quad module. For options that were greater than a quad size, an ingenious packaging scheme was devised. It provided interconnection points on the extra half of the module (a double sized module) which was not used as the LSI-11 Bus (requires a double sized module). This permitted multiple board, complex options, e.g., a disk controller, to be packaged as a single option with no interconnection between the boards except via the second half of the quad board. As DEC began to build special ICs to interface to the bus, the option sizes decreased to occupy a double module. This system is now known as the LSI-11/2. A backplane system with modules is shown in Fig. LSI-11/2. The options available for the two systems have evolved as shown in Table LSI-11 Options. The effect of a lower cost LSI-11 system is to provide additional applications as we discuss in Chapter 1.

Page 9 latest edit 3/2/78

Table of LSI-11 Options and Extensions (1978) for LSI-11/2

| LSI-11 | LSI-11/2 |
|--------|----------|
|--------|----------|

# Basic

| Processor + 4 Kw | quad   |
|------------------|--------|
| + serial line    |        |
| Processor        | double |

| Real ti | me clock    | quad   |
|---------|-------------|--------|
| Power c | controller/ | double |

sequences

# Memories

| 4 Kw RAM           | double      |
|--------------------|-------------|
| 4 Kw core          | quad        |
| 16 Kw RAM          | quad        |
| 4 Kw PROM          | double      |
| 4 Kw PROM; 256 RAM | double      |
| 32 Kw RAM          | quad double |

# Interfaces

| Parallel (16 line)    | double |        |
|-----------------------|--------|--------|
| Asynchronous (serial) | double |        |
| 4 line asynchronous   | quad   | double |
| 1 line synchronous    | quad   |        |

| G. Bell PDP-11 Glue<br>last edit 2/16/78 | I<br>latest edit 3 | Page 10<br>1/2/78 |
|--|--------------------|-------------------|
| Instrument (IEEE-488)                    | double             |                   |
| Direct Memory Access                     | quad               |                   |
| Foundation (general                      | quad               |                   |
| purpose)                                 |                    |                   |
| Fancy RT clock                           | quad               |                   |
| Analog-to-digital                        | quad               |                   |
| Digital-to-analog                        | quad               |                   |
| Floppy interface                         | double             |                   |
| Hard disk interface (RK05)               | 4 quads            |                   |
| Hard disk interface (RL01)               | 2 quads            |                   |
| line printer                             | double             |                   |

Backplanes

| 4 | x | 8  | for quads |  |
|---|---|----|-----------|--|
| 2 | x | 4  |           |  |
| 2 | x | 8  |           |  |
| 2 | x | 12 |           |  |

Page 11 latest edit 3/2/78

USING LSI PROCESSOR BIT-SLICES TO BUILD A PDP-11--A CASE STUDY IN

#### MICROCOMPUTER DESIGN

This paper by the designers of CMU-11 appears both in the module part and in this part on PDP-11 implementations. The Intel 3000 bit slice, is used to interpret the PDP-11 ISP. The purpose of the design was to test the assertion that a bit-slice based arithmetic unit with register memory and microprogrammed control would simplify the design and construction of processors. The 11 was selected as a target problem in order to avoid the temptation of changing the problem (a real ISP) to fit the building blocks (the Intel 3000 processor). Indeed, the authors observed awkwardnesses that ultimately resulted in lower (than desired) performance. In retrospect, the Intel 3000 has not become the standard bit-slice architecture that the AMD 2900 series has; perhaps it suffered from being one of the earliest. Detailed comparisons including a breakdown of the Various parts of the processor design are given and compared with the LSI-11 and 11/40 designs in terms of performance and cost (IC count and number of control bits in the microprogrammed controller).

A key part of the investigation was the evaluation of the computer-aided-design tools. The Stanford University Drawing System (SUDS) and the SAGE logic simulator were the major components. SAGE was predicated on being able to detect all the design and timing flaws prior to construction of a design. The authors claim that 95% of the errors were detected in this manner. The simulated-time/real-time ratio  $(10^6/1)$  did constrain the design process, e.g., the number of different runs used to

Page 12 latest edit 3/2/78

find worst-case conditions.

## DESIGN DECISIONS FOR THE PDP-11/60 MID-RANGE MINICOMPUTER

Unlike the reports from an architect's or reporter's viewpoint this chapter is a direct account of the design from the close proximity of the project. A mid-range machine is an inherently difficult design for the reasons of the designer characteristics we presented in Chapter 00, page 00. As neither the lowest cost nor highest performance PDP-11, it has to be the right balance of features, price, and performance against criteria that are usually extremely vague.

-----

Four interesting aspects of computer engineering are shown in the 11/60: the cache to reduce Unibus traffic; trace-driven design of floating-point arithmetic processors; providing writeable control store; and increasing the reliability, availability and maintainability.

Whereas the Unibus was previously thought to be inadequate for high performance systems, by using a cache most processor references do not use the Unibus and so leave it free for i/o traffic. This gives high performance without the attendant cost. The cache work is based on Strecker's (Chapter 00). The study leading to determining the block size is given. The block size can only conveniently be one since fetching multiple words would tie up the Unibus with additional traffic.

The use of trace data to design the floating point arithmetic is described

together with the resulting design. Note that the 11/60 performs roughly at 11/70 speeds but at lower cost. The implementation of the two can be compared in the following table.

Table - Implementation of 11/60 and 11/70 (count of printed circuit boards).

|                   | 11/60 | 11/70    |                |            |
|-------------------|-------|----------|----------------|------------|
|                   |       |          |                |            |
| Base Pc           | 4     | 8 [CM: c | theck 11/70 sy | s. manual] |
| Floating point    | 4     | 4        |                |            |
| Cache             | 1     | 4        |                |            |
| Memory management | 1     | 2        |                |            |
|                   |       |          |                |            |
|                   |       |          |                |            |
| Total             | 10    | 18       |                |            |

Microprogramming is used to provide both increased user-level capability and increased reliability, availability and maintainability. The writeable control store option is described together with its novel use for data storage. This option has been recently used for emulating the PDP-8 at the OS/8 operating system level.

A general discussion of microprogramming is also given, especially with respect to memory technology advances (see also Chapter 2, page 00). Other semiconductor technology improvements are described together with how they

affect price and performance. It is interesting to note that the simple concept of tri-state logic\* had such a great effect on the design.

# IMPACT OF IMPLEMENTATION DESIGN TRADEOFFS ON PERFORMANCE: THE PDP-11, A CASE STUDY

This chapter presents a comprehensive comparison of the eight processor implementations used in the ten PDP-11 models. The work was carried out to investigate various design styles for a given problem, namely the interpretation of the PDP-11 ISP. The tables alone give more insight into processor implementations than is available from any single source we know. The usefulness of the data also comes from having an outside observer examine the machines and share his insight.

The tables include:

- a set of instruction frequencies, by Strecker, for a set of ten different applications. The reader should note the frequencies do not reflect all uses, e.g., there are no floating point instructions, nor has operating system code been analyzed.
- implementation cost (modules, ICs, control store widths) and performance (micro- and macro-instruction times) for each model; and
- 3. a canonical data path for all 11 implementations, against which each processor is compared.

\*Ability to interconnect a number of subsystems together through a wired-or connection.

Page 15 latest edit 3/2/78

With this background data, a top-down model is built which explains the performance (macro-instruction time) of the various implementations in terms of the micro-instruction execution, and primary memory cycle time.

------

Since these two parameters do not fully explain (model) performance, a bottom-up approach is also used. These factors include various design techniques and the degree of processor overlap. We believe that this analysis of a constrained problem should provide useful insight to both computer and general-digital-systems designers.

#### EVALUATION

# TURNING COUSINS INTO SISTERS: THE ROLE OF SOFTWARE IN SMOOTHING HARDWARE

Since FORTRAN is probably the most often executed language for the PDP-11 and the one we intended that it execute, it is important to observe the 11 architecture as seen by the language processor--its user. The first FORTRAN compiler and object (run) time system are described together with the evolutionary extensions to improve performance. The FORTRAN IV-PLUS compiler is only briefly discussed since its improvements, largely due to compiler optimization technology, are less relevant to the 11 architecture.

The chapter title overstates the compatibility problem since the five variations of the 11 ISP for floating point arithmetic are made to be compatible by essentially providing five separate object (run) time systems

and a single compiler. This transparency is provided quite easily using a concept called threaded code discussed in the chapter.

The first version of the FORTRAN machine constructed was a simple stack machine. As such, the execution times turned out to be quite long. In the second version, by recognizing the special high-frequency-of-use cases, e.g., A = 0, A = A + 1, and by having better conventions for three-address operations (to and from the stack), speedups of 1.3 and 2.0 for floating point and integers, were obtained.

It is interesting to compare the virtual machine described with the FORTRAN IV-PLUS machine which uses the floating point processors (on the 11/34, 11/45, 11/55, 11/60, and 11/70). If the FORTRAN machine described in the paper is implemented in microcode and made to operate at FPP speeds, the resulting machines turn out to operate at roughly the same speed and programs occupy roughly the same program space.

#### THE PDP-11 AFTER THREE DESIGN GENERATIONS

This chapter is a substantially revised version of a paper called "What Have We Learned From the PDP-11?" written for the CMU Computer Science 10th Anniversary, September 1975. This paper was written to critique the original expository paper on the PDP-11 (Chapter 00) and to compare the actual with the predicted evolution. The four critical issues of technology, bus bandwidth (and PMS structure), address space and data-type evolutions are examined.

Page 17 latest edit 3/2/78

The first part of the chapter discusses how the technology is used as a basis for the evolution (something we did not understand when the machines were originally planned). The role of semiconductor memories is especially critical. The next section describes the evolution from the point of view of the various development projects and people. Some early (historical) design documents are introduced to further aid in understanding the design process.

The Unibus evolution is given and the case is made for its optimality. The Unibus has had greater longevity and use than any of the other DEC busses and compares favorably with the IBM I/O Channel Bus as a universal standard for interconnection.

We try to provide a set of evolutionary cost-performance metrics so the 11 can be compared with the other machines (18-, 12- and 36-bit) in the book (Chapter 00, 01, and 02). Also, here we go into the unique (within DEC) problem of designing a range of machines.

Although an ISP evaluation is given, it is quite weak. By comparison, Chapter 00 by Brender, gives a more useful evaluation of the architecture for FORTRAN execution. A complete section is given on the addressing extension, beyond the 11/45 and 11/70 extensions, which required a major perturbation: VAX-11.

The final section, addressed to the research community, describes some general problems encountered in structure design and engineering, together

Page 18 latest edit 3/2/78

with how solving them might be useful in subsequent designs.

# VAX-11/780: A VIRTUAL ADDRESS EXTENSION TO THE DEC PDP-11 FAMILY

\_\_\_\_\_

This chapter provides a clean, somewhat terse, yet comprehensive description of the VAX-11 architecture. It is among the best papers on a specific architecture that we know. Since the VAX part of the architecture is so complete in terms of data-types, operators, addressing and memory management, it can also serve as a textbook model and base, case study for architecture in general. Goals, constraints and various design choices are given. The first model, VAX-11/780, is also briefly described.

VAX-11 is the extension to the PDP-11 to provide a large, 32-bit virtual address for each user process. The architecture includes a compatibility mode for PDP-11 programs written for the RSX-11/M program environment to run unchanged. In this way, PDP-11 programs can be moved among VAX and PDP-11 computers, depending on the user's address size, computational and generality needs.

#### MULTIPROCESSOR RESEARCH COMPUTERS

Three computers, which use the 11 as a basis, were built at Carnegie-Mellon University to carry out research in computer structures and operating systems for multiprocessors. A fourth multiprocessor based on the 16 LSI-11s, called the DEC PULSAR is also discussed.

Page 19 latest edit 3/2/78

The first computer, C.mmp, is a 16 processor (11/40's and 11/20's) system with 2.5 million words of shared primary memory. It was built to investigate the programming (and resulting performance) questions associated with having a large number of processors.

The chapter on the second computer, Cm\*, is located physically in the Modules Part, as the modules that form Cm\* are LSI-11's. Cm\* was based on the premise that ultimately, the smallest modular unit, i.e., integrated circuit, used to build digital systems would be a computer. With this premise, we need to understand how to interconnect computers physically, how to assign parts of the application program to the various computers, and how to program the complete structure.

The third computer, C.vmp, was designed to investigate how a production microcomputer, the LSI-11, could be used to build a triplicating, voting high availability computer.

The goals of the first two are performance while the third has reliability as its goal.

We believe that technology will <u>force</u> the evolution of computing structures to converge to three styles of multiprocessor computers: (1) C.mmp-style, for high performance, incremental performance and availability; (2) loosely coupled computers like Cm\* to handle specialized processing, e.g., front end, file, and signal processing; and (3) C.vmp-style for high availability motivated by increasing maintenance costs.

The technology-force argument is based on history, near term technology, and resulting price extrapolations:

\_\_\_\_\_

- 1. MOS technology is increasing in both speed and density faster than the technology, e.g., ECL, from which high performance machines are built.
- 2. The price per chip of the single-MOS-chip processors decreases at a substantially greater rate than for the low-volume high-performance, special designs. Chips in both designs have high design costs, but the special design enjoys a much lower volume.
- 3. Relative to all other costs of a system, the processor cost in a low end system is essentially zero.
- 4. Standards in the semiconductor industry tend to form more quickly for high volume products. For example, in the 8-bit microcomputer market, one type supplies about 50% of the market and three types supply over 90%.
- 5. A 16-bit processor-on-a-chip, with both an address space matching its performance and appropriate data-types, has been announced. Such a commodity will form the basis for nearly all future computer designs.

DEC's PULSAR, described below, is a good example of one of the more straightforward applications of this technology. As a result of these factors, the two classes of machines (MOS-processor-on-a-chip-based and

Page 21 latest edit 3/2/78

low-volume, high-performance-processor-based) have rapidly diverging costs per operation per chip. Furthermore, large scale applications have been slow to form since problem complexity increases more rapidly than program size. Therefore, most subsequent computers will be based on standard, high volume parts. For high performance machines, since processing power is available at essentially zero cost from processor-on-a-chip-based processors, large scale computing will come from arrays of processors, just as we build arrays of 64 Kbit ICs to form memory subsystems.

The multiprocessor research projects at CMU have emphasized synthesis and measurement. Operating systems have been built for them and the executions of user programs have been carefully analyzed. All the multiprocessor interferences, overheads, and synchronization problems have been faced; the resultant performance helps to put their actual costs in perspective. Figure HARPY looks at one of the applications, the HARPY speech recognition program, in detail. Here the performance of C.mmp and Cm\* is compared with three uniprocessors (KA-10, KL-10, and 11/40).

# C.mmp--A MULTI-MINI-PROCESSOR

C.mmp was motivated by the need for more computing power to solve speech recognition/signal processing problems and to understand the multiprocessor software problem. Until C.mmp, only one large, tightly coupled multiprocessor had been built--the Bell Laboratory's Safeguard Computer (BSTJ issue?).

Page 22 latest edit 3/2/78

The introductory section describes the economic and technical factors influencing multiprocessor feasibility and argues for the timeliness of the research. Various problems to be researched are given together with a discussion of particular design aspects. For example, since C.mmp is predicated on a common operating system there are two sources of degradation: memory contention and lock contention. The machine's theoretical performance as a function of memory-processor interference is based on Strecker's (1971) work. In practice, because the memory was not built with low-order address interleaving, memory interference was greater than expected. This problem was solved by moving program segments.

As the number of memory modules and processors becomes very large, the theoretical performance (as measured by the number of accesses to the memory by the processors) approaches the memory bandwidth  $\frac{2}{1/\epsilon}$ . [ref.?] Thus, with infinite processors, there is not a maximum limit on performance, provided all processors are not contending for the same memory.

Although there is a discussion outlining the design direction of the operating system, Hydra, later descriptions should be read [Wulf <u>et al</u>, 1975]. Since the small address of the PDP-11 necessitated frequent map changes, 11/40s with writeable control stores were used to implement the operating systems calls which change the segment base registers.

The C.mmp which was actually built is shown in Fig. PMSC.mmp.

There are three basic approaches to the effective application of multiprocessors:

- System-level workload decomposition. If a workload contains a lot of inherently independent activities, e.g., compilation, editing, file processing, and numerical computation, it will naturally decompose.
- 2. Program decomposition by a programmer. Intimate knowledge of the application is required for this time-consuming approach.
- Program decomposition by the compiler. This is the ideal approach. However, results to date have been disappointing [Ref. Illiac IV FORTRAN compiler projects].

C.mmp was predicated on the first two approaches. Since the original paper, ALGOL 68, a language with facilities for expressing parallelism in programs, has been implemented. It has assisted greatly with program decomposition. See Figure x.

As can be seen in the paper, a model of the lock problem influenced the number of critical sections in the scheduler. Since the paper, the operating system Hydra has been designed and implemented. An extensive description is given in [Wulf <u>et al</u>, 1975].

Two experiments analyzing the performance of C.mmp and Hydra have been and Fuller reported. The first, by Marathe [1977], used a hardware monitor to measure

Page 24 latest edit 3/2/78

the degradation due to the locking mechanism which is invoked when shared data is accessed. The second, by Oleinick [1972], analyzed user-program-level synchronization. We summarize the results of both below.

The contention for shared resources in a multiprocessor system occurs at several levels. At the lowest level, processors contend at the cross-point switch level for memory. This memory interference is discussed in the chapter. On a higher level there is contention for shared data in the operating system kernel. At higher levels, processes contend for i/o devices and for software processes, e.g., for memory management. The Contrefs following table points to models on experimental data at these different levels in C.mmp.

#### Contention Level

#### Reference

user-program

[Oleinick, 1970] [Fuller and Oleinick, 1976]

Hydra Kernel objects

[Marathe and Fuller, 1977]

cross-point switch

Chapter XX (C.mmp chapter)

[Fuller, 1976]

Table Contrefs References for experimental data on contention at each of three levels in the C.mmp system.

Marathe's data show that the shared data of Hydra is organized into enough separate objects that a very small degration (less than 1%) results from

Page 25 latest edit 3/2/78

the Mavathe and Fuller contention for these objects. Table LOCK is reproduced from his paper. He also built a queueing model which projected that the contention level would be about 5% in a 48 processor system.

Oleinick [1978] has used C.mmp to conduct an experimental, as opposed to theoretical, study of implementation of parallel algorithms on a multiprocessor. He studies an extension of the bisection method for finding the roots of an equation. A decomposition of the binary search for a root into n parallel processes is to evaluate the function simultaneously at n points.

Under ideal conditions, all processes would finish the function evaluation (required at each step) at the same time, and then some brief bookkeeping would take place to determine the next subinterval for the n processes to work on. Figure deal shows this case. However, because the time to evaluate the function is data dependent, some processes complete before others. Moreover, if the bookkeeping task is time consuming relative to the time to evaluate the function, the speedup ratio will suffer.

Oleinick systematically studies each source of fluctuation in performance. The dominant one is the mechanism used for process synchronization. Figure ckcomp the compares the speedup obtained with the four different synchronization primitives. These are as follows:

PM0 PM1

 $(\alpha)$ " with R tour different locks for process synchronization are available to the C. mmp user. The spin lock is the most notimentary. It does not cause an entry to HYDRA; it is a short sequence of instructions which continually fests a semaphore until it can set it successfully semaphore until it can set it successfully The P and V operations are in fact the following POP-11 code sequences. ;SEMAPHORE=1? P: CMP SEMAPHORE, #1 ;loop until it is 1 ;Decrement SEMAPHORE BNE P DEC SEMAPHORE BNE P ;If neq 0 go to P Reset SEMAPHORE to 1 V: MOV #1, SEMAPHORE 3 Altho this repeating polling is extremely fast it has two major drawbacks. The first is that the processer is not free to do useful work. The second is that the polling process consumes memory cycles of the memory that contains the semaphore. The kernel semaphore is implemented in HYDRA, is the low level synch rougation much missing to intended for system processes. When a process blocks or is to wake up, a state change is made for that process is made inside the kernel of HYDRA. If a process blocks while trying to p a semaphone, its the kernel swaps the process from the processor. Hewever the pages belonging to the process are kept in primemony the user's primary mechanisming symptomization when a process is blocked it is not only swapped from the processor, but its pages are written back ando second storage. often a process is blocked for just a few millicecones, and y a mark smaller length of time that amount compared with the time it takes to update the pages on secondary storage (at least 32 milliseconds per page). The original policy module semaphore (PMØ) was modefied by introducing a delay before beginning the updaking the delay time par is a parameter, e. The modified remaphale is referred to as AMA the PMI(e) where

. . e is the delay time in milliseconds Lyuie Lockcomp compares the performance of rootfinder for each of the four methods of synchronization : spin lock, kernel semaptione prop, and price=300. The distribution of the F(x) computations approximated with a mean of the F(x) computations approximated with a mean shows that as soon as If an is callend, depart a cans because the otherst of my set in ghe show the avge any time The spin lock inple has is less speed up max of of 72 milliseconds and a standard deviation of 18 milliseconds. The curve for the PMO semaphore shows that as soon as parallelism is increased, degradation occurs because the ob overhead of synchronization is greater than the average compute time. The spin lock implementation has the best speed up maximum of about 2.8 for eight processes. \* unimpressive \* The speed up of 2.8 for 8 processes appears toningsessing until one observes that the rootfinder of algorithm inherently provides less than linear speedup The shearerical speedup for 8 processes is about 2.9.

Kernel

Page 26 latest edit 3/2/78

Spin-lock - the processor continues to execute a short sequence of instructions which repeatedly test the lock.

Clearly the impact of process synchronization is a function of the ratio of Lockvange synchronization time to function evaluation time. Figure 4.5 gives the ranges over which each lock should be used without dominating execution time.

#### MULTI-MICROPROCESSORS: AN OVERVIEW AND WORKING EXAMPLE

The Cm\* work, sponsored by NSF and ARPA, is an extension of earlier NSF-sponsored research [Bell, et al. 1973] on register-transfer-level modules. As LSI and VLSI enable construction of the processor-on-a-chip, it is apparent that low-level, register-transfer modules are passe' for the construction of all but low-volume computers. Although the research is predicated on structures employing a hundred or so processors, this chapter describes the culmination of the first (ten-processor) phase.

The authors motivate their work by appealing to the diseconomy-of-scale arguments which we advanced at the beginning of this section (page 00) and elaborate upon in Part IV. To provide additional context for their research, computer modules (Cm\*), multiprocessors (C.mmp) and computer networks are described in terms of performance and problem suitability. The chapter gives a description of the modules structure, together with their associated limitations and potential research problems.

The grouping of processor and memory into modules and the hierarchy of bus structures - LSI-11 bus, Map bus, and Intercluster bus - are radical departures from more conventional computer systems.

The final, most important, part of the chapter evaluates the performance of Cm\* for five different problems.

A 50-Computer-Module Cm\* is now under construction and is planned to be operational by the end of 1978 for evaluation in 1979. The extension of Cm\* is known as Cm\*/50 and is shown in Fig. Cm\*/50. It will be used to test the CMU ideas on parallel programming methods, fault tolerance, modularity, and the extensibility of the Cm\* structure.

# C.vmp: THE ARCHITECTURE AND IMPLEMENTATION OF A FAULT TOLERANT MULTIPROCESSOR

C.vmp is a triplicated, voting multiprocessor designed to understand the difficulty (or ease) of using standard, off-the-shelf LSI-11s to provide greatly increased reliability. There is concern for increased reliability because systems are becoming more complex, are used for more critical applications, and because maintenance costs for all systems are increasing. Because the designers themselves carry out and analyze the work, this chapter provides first-hand insight into high reliability designs and the design process--especially its evaluation. The system has operated for several months and the first phase of work is complete.

Several design goals are initially predicated and the work is carried out against the goals.

The goal of software and hardware transparency turned out to be easier to attain than expected, because of an idiosyncrasy of the floppy disk controller. Because the controller effects a word-at-a-time bus transfer from a one-sector buffer, voting can be carried out at a very low level. It is unclear how the system would have been designed without this type of controller; at a minimum, some part of the software transparency goal would not have been met and a significant controller modification would have been necessary.

A number of models are given by which the design is evaluated. From the discussion of component reliabilities the reader should get some insight into the factors contributing to reliability. It should be noted that a custom-LSI-designed voter is needed to get a sufficiently low cost for a marketable C.vmp. While the intent of C.vmp is not a product, it does provide much of the insight for such a product.

# PULSAR: A PERFORMANCE RANGE mP SYSTEM

PULSAR is a 16 LSI-11 multiprocessor computer for investigating the cost-effectiveness of multiple microprocessors. It covers a performance range of approximately 1 LSI-11 to better than an 11/70 for simple instructions.

.'

Page 29 latest edit 3/2/78

#### PULSAR

The breadboard system (Fig. \*), is based on the 11/70 structure, including multiple interrupt levels and 22-bit physical addressing. It does not implement I&D space or supervisor mode, nor does it have Floating Point processors.

The processors communicate with each other (P-Boards), the Unibus Interface (UBI) and a Common Cache and Control via a high-bandwidth, synchronous bus.

The Common Cache and Control contains a large (8K word), direct mapping, shared cache with a 2-word block size, interfacing to the 2- or 4-way interleaved 11/70 memory bus. This prevents the memory subsystem from becoming a bottleneck, in spite of the large reduction in bandwidth demand provided by the cache. The control provides all the mapping functions for both Unibus and processor accesses to memory. The Unibus map registers (a la 11/70) and the process map registers for each processor are held in a single bipolar memory.

The UBI provides the Unibus control functions of a conventional PDP-11. Interrupts will be fielded by the first enabled processor with preferential treatment for any processor in WAIT state.

Each P-Board contains two independent microprocessor chip sets with modified microcode. Internal contention for the adapter is eliminated by running the two processors out of phase to each other. Such contention as does exist is resolved by the mechanism for arbitration of the P-bus itself. The PULSAR has an ASCII console interfacing via a KMC-11

communications controller, with modified microcode. In addition, a debug panel has displays for every stage of the P-bus and controller pipeline.

Console operations are effected by the UBI interrogating or changing a save area for each processor, physically held in the Mapping Array, in response to ASCII console messages over the unibus. Each processor places all appropriate status in the save area on every HALT, and restores from the save area prior to acting upon every CONTINUE or START.

### **OPERATION**

The PULSAR System is pipeline oriented with specific time slots for each processor. This permits a single, simple arbitration mechanism, rather than separate (complex) ones for each resource.

Once the pipeline is assigned to a transaction, the successive intervals of time are assigned to the following resources in order:

1. The mapping array.

2. The address translation logic.

3. The cache.

4. The address validation logic.

Page 31 latest edit 3/2/78

5. The data lines of the P-bus.

The memory subsystem, which is not a part of this resource pipeline, has an independent arbitration mechanism. Interfacing between these independent mechanisms is by means of queues.

There are some operations which require more than one access to the same resource in the pipeline. These operations are effectively handled as two transactions. Examples of such operations are Memory Writes and Internal I/O Page (say KT register) accesses. A memory write may need a second access to the cache for update, while the Internal I/O Page may need another access to the map array.

There are other operations in which the timing does not permit the use of a particular resource in the specific interval that is allocated to that transaction. This happens, for instance, when a Read operation results in a cache miss. The data is not available in time. In this case too a second transaction takes place, initiated when backing store data becomes available.

# COST COMPARISON

Cost projections indicate that a multiprocessor will have an increase in parts count over each possible equivalent performance uniprocessor in the range.

Page 32 latest edit 3/2/78

This will range from a 20% increase for a 2 Pc mP, approaching 0% at the top of the range. It is to be noted that the 20% premium can be reduced if provision is not made for expansibility over the entire range. Clearly a separate 1 Pc structure can be cost-effective (since this is the LSI-11). The premium is based on parts count only and excludes considerations of cost benefits due to production learning, common spares and manuals, lower engineering costs, etc.

Page 33 latest edit 3/2/78

Marathe, M. and Fuller, S. H. A Study of Multiprocessor Contention for Shared Data in C.mmp, Proceedings 1977 ACM SIGMETRICS Conferences, pp. 255-262.

\_\_\_\_\_

Wulf, W. [and others] The Hydra Operating System, Fifth ACM SIGOPS Symposium on Operating Systems Principles (Nov. 1975).

Juller, S. H., and alleinick, P.N. " Initial measurements of parallel propams on a multi-processor multi-mini processor, " IEEE CompCon, pp 358-363 (1976).

Baskett, F. and Smith, A. J. " Enterference in Multipiocesson Computer Systems with intellewed Memory ", CACM 19, 6 pp = 327-334 (June, 1976)

tel Fuller, S. H. "Price/Performance Companion of c.mmp and the "POP-10" Proc. of the Third Annual Symposium on Computer Michitecture, pp. 19-24 (1968); pp 195-202 ( pan 1976).

Wulfer al Sth Syops Nov 75

aleinick P. N. The Emplementation of Parallel Algorithms on a kultiprocessor Ph. D. Thesis, Carnegie - Mellon University Computer Science Dept., (in preparation).
Page 34 latest edit 3/2/78

## 11 Glue Figures and Tables

Fig. Cachespeed - Structure of Pc, Mcache and Mp of cached computer.

Fig. LSI-11/2 - Photograph of double height modules forming LSI-11/2.

Fig. RXT11 - Bounded LSI-11.

Fig. HARPY

Fig. PMSC.mmp - PMS diagram of C.mmp.

Table Lock - Measurement of the locking behavior in Hydra/C.mmp. Fig. Lockcomp Fig. Lockrange Fig. Cm\*/50

# Figure PULSAR

Table LSI-11 Options

(in text) '

Table Implementation of 11/60 and 11/70

(in text) ·

Figure x p.24 Algol 68

Table / Contrefs

(in text)

last edit 12/16/77 latest edit 1/18/78

Note The an corrections here into file. (1/28/78.5B. also, note Steve Teinler Needs to paid look at a figur. This part could stand alone as a book on the evolution of the PDP-11 computer structure, although it does rely on the conceptual framework of Chapter 1, and the ISPS language description given in appendix 00. The 11 has evolved quite differently from the other computers in this book, and as such provides an independent and interesting story. The factors that have created the machines are clearly market and technology based, they have generated a large number of implementations (ten) over a relatively short (eight-year) lifetime. Because there are multiple implementations spanning a performance range at the same points in time, the PDP-11 provides problems and insight which did not occur in the evolutions of the traditional mini (8 Family); the best cost/performance machines (18-bit), and the high performance machines (the DECsystem 10). The 11 designs cover a range of 500:1 in system price (\$500 to \$250,000) and 500:1 in memory size (4 Kwords to 2 Mwords).

The part is divided into six sections.

Introduction. 1.

> The first chapter (00), published when the 11 was announced, introduces the architecture, gives its goals, and predicts how it might evolve.

The family notion is quite strong, although not specific about members. Chapter 00, What Have We Learned From PDP-11, might be read next in order to get the broadest overview, and best immediate critique of the 11 evolution.

\_\_\_\_\_

2. Conceptual Basis.

This section contains two papers that form some of the conceptual basis for the models. Strecker, Chapter 00, describes the cache memory mechanism for building high performance models (specifically the 11/70). Levy describes the intercommunication problem among physical components and how busses carry out this task.

3. Implementations.

Of the four implementation chapters, three are on specific implementations (LSI-11, CMU-11 and 11/60) and the fourth (Chapter 00) is a study of all models. This latter chapter provides comparative data on the various implementations together with how the designs fit a conceptual model.

4. Evaluation.

Chapter 00 evaluates the 11 as a machine for executing FORTRAN. What We Have Learned From PDP-11, Chapter 00 discusses aspects of the PDP-11 evolution in terms of the models introduced in Chapter 1.

5. VAX-11.

This paper, by the architect of VAX-11, discusses the new architecture and its first implementation, the VAX-11/780.

6. The multiprocessor research computers of Carnegie-Mellon University.

Three multiprocessors: C.mmp (Chapter 00), Cm\* (Chapter 00) and C.vmp (Chapter 00) give examples of a 16-processor multiprocessor, a set of computer modules based on LSI-11 and a triplicated, voting multiprocessor computer for high reliability.

INTROPUCTION

A NEW ARCHITECTURE FOR MINICOMPUTERS -- THE DEC PDP-11

It is somewhat anticlimactic to discuss this original PDP-11 description here because Chapter 00 explicitly discusses "What We Have Learned from the PDP-11". The purpose of the chapter was originally threefold: to give the PMS and ISP architecture of the PDP-11 as it was first proposed, to describe the first (11/20) implementation, and to show possible extensions. This was attempted at a time when the whole family architecture had not been worked out or even fully considered.

The computer class definitions (given in 1970) of micro, mini and midi have stood the rest of time for they correspond quite closely to those of Chapter 1.

The major reasons (elaborated upon in Chapter 00) for the disparity between the predicted and actual evolution are:

- The notion of designing with improved technology, especially for a family, was not understood in 1970. This understanding came later and was put forth in a paper in 1972 (Bell, Chen, Rege).
- 2. The Unibus proved unacceptable for most communications at the very high and low end designs. Although this chapter posits a multiprocessor and multiple Unibusses for high end designs, this exact structure did not evolve as a standard. Levy's chapter elaborates on the bus evolution.
- 3. The physical memory address space was too small.
- 4. The particular data-type extensions were not predicted. While floating point arithmetic was discussed, the character string and decimal operations were not described. These data types evolved in response to market need and COBOL -- factors which did not exist in 1970.

We have made a major change in the chapter by removing the original ISP description and replacing it with a correct and complete (by adding memory management and floating point) ISPS description given in Appendix 0 of the book.

CACHE MEMORIES FOR PDP-11 FAMILY COMPUTERS

Page 5 latest edit 1/18/78

Chapter 00 by Strecker is included for four reasons: it is a clear exposition of the cache memory structure and its design parameters; the cache is the basis of a fast PDP-8 [Bell <u>et al</u>, 1974], the 11/60 (Chapter 00) the 11/70 (page 00), and the KL10 (Chapter 00); the design methodology is well done--it is good engineering; and finally, the paper is well-written--in fact, it received the award for the Best Paper at the Third Computer Architecture Conference. We also publish it simply to serve as an encouragement and an example for those who should understand and describe their work -- such well-written and relevant papers are only too rare.

The cache design process is implicit in the way in which the work is carried out to determine the structure parameters. The relevant sensitivity plots (runs) are made to determine the effect of each parameter on the design. In the 11/60, Mudge (Chapter 00) uses Strecker's program traces and methodology. Note that it is easy to collect statistics about PDP-11 program behavior since the trace bit in the PS word, permits the 11 to interpret itself on a single-instruction basis. One of the important parameters to understand is the time between changes of context because all real time and multiprogrammed systems have many context switches. To the best of our knowledge this study is unique. The PDP-8 cache design (Chapter 00) shows the effect of segmenting the cache for instructions and data.

A cache design for a PDP-8 [Bell <u>et al</u>, 1974] is summarized in the introduction to Part II. Two differences from the 11 work are of interest.

Page 6 latest edit 1/18/78

The 8 study shows the effect of separating instructions and data whereas the 11 does not The second difference is that Strecker gives the performance evaluation in terms of cache miss ratios whereas the 8 data are much by interest in performance measures, see Fig. in terms of a speed up factor. These two performance measures, see Fig. Cachespeed, are related (Lee, 1969) in the following way (assuming an infinitely fast processor):

> > typically 3 to 10

the relative execution speeds are:

t(no cache) = pRt(to cache) = p + mR

speedup = pR/(p + mR) = R/(1 + (m/p) R) = a = miss ratio = m/p

therefore

speedup = R/(1 + aR) = 1/(a + 1/R)



Page 7 latest edit 1/18/78

note that if a = 0 (100% hit), the speedup is R; while if a = 1 (100% miss), the speedup is R/(1 + R), i.e., the speedup is less than 1 (i.e., time to reference both memories)

### IMPLEMENTATIONS

#### A MINICOMPUTER-COMPATIBLE MICROCOMPUTER SYSTEM: THE DEC LSI-11

Although the paper is a descriptive narrative about the design at each of the chip, board, and backplane levels, it lacks insight that the designers at Western Digital or DEC (Duane Dickhut, Lloyd Dickman, Rich Olsen, or Mike Titelbaum) might have provided. It was written from the viewpoint of a knowledgeable user. An account of the chip-level design is available (Soha and Pohlman, 1974). The design was done at Western Digital by Roberts, Soha, and Pohlman as a relatively general purpose microprogrammed computer that could be used to emulate many computers. When DEC started working with the designers to effect interpretation of the 11 ISP, the design took on more of the 11 structure. Two design levels are described in the paper: the 3 chip microprogrammed computer as it is used to interpret the 11 ISP, and the particular PMS-level components as they are integrated into a backplane to form a hardware system. Sebern points out the microprogramming tradeoff that took place between the chip and module levels to carry out functions normally in hardware: the time clock, the console, refreshing dynamic random access MOS memory, and power fail

control. design alternation board level -Aubtenties, and igneness 8) the module structur not described ageter here dues compelled to discuss them in charter od. I took on

The subtleties and uniqueness of the module structure are not described, nor are the design alternatives. For example, a bounded design that is typical of one board microcomputers was considered, though not described. However, a lower-cost, one-board system, like the VT78, (page 00) has evolved and is shown in Fig. RXT-11. The RXT-11 is an integrated system containing an LSI-11 chip set, 32 Kwords of memory, connectors for six EIA interfaces, and a controller for two floppy disk drives. One-hundred and seventy-five i.c.'s were used -- to implement the same functionality using standard LSI-11 modules, 375 i.c.'s would have been used. [GB: Not announced yet -- probably March].

met

The initial module-level design for the LSI-11 was predicated on a quad-sized form factor with a conventional backplane. The modules are shown on page 00. Since there were not special ICs beyond the 3 chip processor, options tended to be relatively large and often occupied a full quad module. For options that were greater than a quad size, an ingenious packaging scheme was devised. It provided interconnection points on the extra half of the module (a double sized module) which was not used as the LSI-11 Bus (requires a double sized module). This permitted multiple board, complex options, e.g., a disk controller, to be packaged as a single option with no interconnection between the boards except via the second half of the quad board. As DEC began to build special ICs to interface to the bus, the option sizes decreased to occupy a double module. This system is now known as the LSI-11/2. A backplane system with modules is shown in Fig. LSI-11/2. The options available for the two systems have evolved as shown in Table LSI-11 Options.

on

Page 9 latest edit 1/18/78

Table LSI-11 Options [Teicher to supply]

The effect of a lower cost LSI-11 system is to provide additional applications as we discuss in Chapter 1, page 00.

# USING LSI PROCESSOR BIT-SLICES TO BUILD A PDP-11--A CASE STUDY IN MICROCOMPUTER DESIGN

This paper by the designers of CMU-11 appears both in the module part and in this part on PDP-11 implementations. The Intel 3000 bit slice, herein called a Microcomputer (for Microprogrammed Processor), is used to interpret a PDP-11 ISP. The purpose of the design was to test the assertion that the bit-slice based arithmetic unit with register memory and microprogrammed control would simplify the design and construction of processors. The 11 was selected as a target problem in order to avoid the temptation of changing the problem (a real ISP) to fit the building blocks (the Intel 3000 processor). Indeed, the authors observed awkwardnesses that ultimately resulted in lower (than desired) performance. In retrospect, the Intel 3000 has not become the standard bit-slice architecture that the AMD 2900 series has; perhaps it suffered from being one of the earliest. Detailed comparisons including a breakdown of the various parts of the processor design are given and compared with the LSI-11 and 11/40 designs in terms of performance and cost (IC count and number of control bits in the microprogrammed controller).

Page 10 latest edit 1/18/78

A key part of the investigation was the evaluation of the computer-aided-design tools. The Stanford University Drawing System (SUDS) and the SAGE logic simulator were the major components. SAGE was predicated on being able to detect all the design and timing flaws prior to construction of a design. The authors claim that 95% of the errors were detected in this manner. The simulated-time/real-time ratio  $(10^{6/1})$  did constrain the design process, e.g., the number of different runs used to find worst-case conditions.

### DESIGN DECISIONS FOR THE PDP-11/60 MID-RANGE MINICOMPUTER

Unlike the reports from an architect's or reporter's viewpoint this chapter is a direct account of the design from the close proximity of the project. A mid-range machine is an inherently difficult design for the reasons of the designer characteristics we presented in Chapter 00, page 00. [CM: unclear]. As neither the lowest cost nor highest performance PDP-11, it has to be the right balance of features, price, and performance against criteria that are usually extremely vague.

Four interesting aspects of computer engineering are shown in the 11/60: the cache to reduce Unibus traffic; trace-driven design of floating-point arithmetic processors; providing writeable control store; and increasing the reliability, availability and maintainability.

Whereas the Unibus was previously thought to be inadequate for high performance systems, by using a cache most processor references do not use

Page 11 latest edit 1/18/78

the Unibus and so leave it free for i/o traffic. This gives high performance without the attendant cost\*. The cache work is based on Strecker's (Chapter 00). The study leading to determining the block size is given. The block size can only conveniently be one since fetching multiple words would tie up the Unibus with additional traffic.

The use of trace data to design the floating point arithmetic is described together with the resulting design. Note that the 11/60 performs roughly at 11/70 speeds but at lower cost. The implementation of the two can be compared in the following table.

Table - Implementation of 11/60 and 11/70 (count of printed circuit boards).

| And Address of the Ad | 11/60 | 11/70                         |    |
|--|-------|-------------------------------|----|
|  |       |                               |    |
| Base Pc  | 5     | 8 [CM: check 11/70 sys. manua | 1] |
| Floating point   | 4     | 4                             |    |
| Cache  | 1     | 4                             |    |
| Memory management  | 1     | 2                             |    |
|  |       | 요즘 영양 성 문화 문화                 |    |
|  |       |                               |    |

Total

18

10

Microprogramming is used to provide both increased user-level capability and increased reliability, availability and maintainability. The large

\*Using Amdahl's constants, page 00, the reader might compute the bus bandwidth (for i/o traffic) and the address space needs for this speed processor given the cache and compare these needs with the Unibus. [CM: We should do this for all models in "What We've Learned" Chapter] writeable control store option is described together with its use for data storage and various applications. This option has been recently used for emulating the PDP-8 at the OS/8 operating system level.

A general discussion of microprogramming is also given, especially with respect to memory technology advances (see also Chapter 1, page 00). Other semiconductor technology improvements are described together with how they affect price and performance. It is interesting to note that the simple concept of tri-state logic\* had such a great effect on the design.

# Impact of Implementation Design Tradeoffs on Performance: The PDP-11, A Case Study

This chapter presents a most comprehensive comparison of the eight processor implementations used in the ten PDP-11 models. The work was carried out to investigate various design styles for a given problem--the interpretation of the PDP-11 ISP. The tables alone give more insight into processor implementations than is available from any single source we know. The usefulness of the data also comes from having an outside observer examine the machines and share his insight.

The tables include:

 a set of instruction frequencies, by Strecker, for a set of ten different applications. The reader should note the frequencies do not reflect all uses, e.g., there are no floating point instructions, nor

\*Ability to interconnect a number of subsystems together through a wired-or connection.

Page 13 latest edit 1/18/78

has operating system code been analyzed.

2. implementation cost (modules, ICs, control store widths) and performance (micro- and macro-instruction times) for each model; and

\_\_\_\_\_

3. a canonical data path for all 11 implementations, against which each processor is compared.

With this background data, a "top-down" model is built which explains the performance (macro-instruction time) of the various implementations in terms of the micro-instruction execution, and primary memory cycle time.

Since these two parameters do not fully explain (model) performance, a set of bottom-up factors must be introduced. These factors include various design techniques and the degree of processor overlap. We believe that this analysis of a constrained problem should provide useful insight to both computer and general-digital-systems designers.

### EVALUATION

TURNING COUSINS INTO SISTERS: THE ROLE OF SOFTWARE IN SMOOTHING HARDWARE

Since FORTRAN is quite possibly the most often executed language for the PDP-11 and the one we intended that it execute, it is important to observe the 11 architecture as seen by the language processor--its user. The first

Page 14 latest edit 1/18/78

FORTRAN compiler and object (run) time system are described together with the evolutionary extensions to improve performance. The FORTRAN IV-PLUS compiler is only briefly discussed since its improvements, largely due to compiler optimization technology, are less relevant to the 11 architecture.

The chapter title overstates the compatibility problem since the five variations of the 11 ISP for floating point arithmetic are made to be compatible by essentially providing five separate object (run) time systems and a single compiler. This transparency is provided quite easily using a concept called threaded code. This concept appears to be a very simple interpreter for the PDP-11--and might not be called an interpreter by many. With threaded code, one 1-word instruction requiring two memory cycle times is executed each time a high level operation code is to be interpreted, otherwise the processor is carrying out the desired op code. When a simple integer expression like I = I + 1, which occupies 2 memory words and requires 3 memory cycles to execute, is transformed into a threaded code version the program still only occupies 2 words, but instead requires 5 memory cycles to execute (nearly a factor of 2). For more complex operations requiring longer execution times, like floating point arithmetic, the overhead turns out to be quite low and the space utilization is quite good. It is also possible to move efficiently between threaded and directly executed code, although this is not done. Jim Bell discovered the technique; it has been used extensively for other compilers because of its low time and space overhead. The ability to carry out the interpretation so elegantly was not part of the original PDP-11 design, but rather was a consequence of the generality of the 11's addressing modes.

Page 15 latest edit 1/18/78

The first version of the FORTRAN machine constructed was a simple stack machine. As such, the execution times turned out to be quite long. In the second version, by recognizing the special high-frequency-of-use cases, e.g., A = 0, A = A + 1, and by having better conventions for three-address operations (to and from the stack), speedups of 1.3 and 2.0 for floating point and integers, were obtained.

It is interesting to compare the virtual machine described with the FORTRAN IV-PLUS machine which uses the floating point processors (on the 11/34, 11/45, 11/55, 11/60, and 11/70). If the FORTRAN machine described in the paper is implemented in microcode and made to operate at FPP speeds, the resulting machines turn out to operate at roughly the same speed and programs occupy roughly the same program space.

#### WHAT HAVE WE LEARNED FROM THE PDP-11?

Called What Have We Learned per written ? This chapter is a substantially revised version of a paper written for the CMU Computer Science 10th Anniversary, September 1975. This paper was written to critique the original expository paper on the PDP-11 (Chapter 00) and to compare the actual with the predicted evolution. The four critical issues of technology, bus bandwidth (and PMS structure), address space and data-type evolutions are examined.

The first part of the chapter discusses how the technology is used as a basis for the evolution (something we did not understand when the machines were originally planned). The role of semiconductor memories is especially

\*The paper is 50% longer. The introductary overview has been deleted (and is now placed in Chapter 1) and the sections on the 11/45 and 11/70 have been greatly expanded to include the perfurbations due to the memory address and protection extensions. A detailed evolutionary model of the cost, and performance characteristics has been added. More historical facts are introduced, particularly as they effect the design of the extensions. Finally the basis (need) for the VAX/11 extension is discussed.

Page 16 latest edit 1/18/78

critical. The next section describes the evolution from the point of view of the various development projects and people. Some early (historical) design documents are introduced to further aid in understanding the design process.

The Unibus evolution is given and the case is made for its optimality. The Unibus has had greater longevity and use than any of the other DEC busses and compares favorably with the IBM I/O Channel Bus as a universal standrad of interconnection.

We try to provide a set of evolutionary cost-performance metrics so the 11 can be compared with the other machines (18-, 12- and 36-bit) in the book (Chapter 00, 01, and 02). Also, here we go into the unique (within DEC) problem of designing a range of machines.

Although an ISP evaluation is given, it is quite weak. By comparison, Chapter 00 by Brender, gives a more useful evaluation of the architecture for FORTRAN execution. A complete section is given on the addressing extension, beyond the 11/45 and 11/70 extensions, which required a major perturbation: VAX-11.

The final section, addressed to the research community, describes some general problems encountered in structure design and engineering, together with how solving them might be useful in subsequent designs.

VAX-11/780: A VIRTUAL ADDRESS EXTENSION TO THE DEC PDP-11 FAMILY

when operating with , call native mode, when operating defresses, call native mode, 32-but a defresses, call native mode, 32-but a daren ple architeden is in effect. He VAX part of the architeden is in effect. MJ to the 11 gue is also described, to for in terms of data types ing -perhapst the best Chapter 00, by Bill Strecker, is the cleanest, most comprehensive -description of and architecture, that somewhat provides a clean, terse, set comprehensive description a specific I since VAY He VAY parton of ten VAX-11 Architecture. It is amons the best papers on architecture the architecture is so complete - 11/780 imp. The first model, VAX-11/780, that we know 🔊 it can also serve as a model VAX-11 is the extension to PDP-11 to provide and large time , 32 bit for other conparis architertine each The extension includes a PpP-11 virtual address for # user process. written for the RSX-11/M program environment to run (compatibility) mode for running PDP-11 programs unchanaged, but In this ways , the - depending on the user's and base, computations address size, case stud PDP-11 programs can be moved to VAX and among VAX and PDP-11 computers in. Case study a clealearly compatible fashion. computational and generality needs. The description The description proceeds around sives includes to the data-types There is a The architectural description is also includes commentar a the sags and constraints and - are cleanch given another dener I that fifected lead to various choices, and the resultant architecutre is so comprehensive, that it can almost be used as a base study for all other architectures in taht it includes a wide variedty of data-types and operators, and . The memory addressing and segmentation scheme also seerves as can serve as a model of comparision. Atri The descript evolution of the 11.

Page 17 latest edit 1/18/78

[Section on Strocker's paper to go here]

# THE MULTIPROCESSOR RESEARCH COMPUTERS OF CARNEGIE-MELLON UNIVERSITY AND DEC'S PULSAR

Three computers, which use the 11 as a basis, were built at Carnegie-Mellon University to carry out research in computer structures and operating the 16 LSI-IIs systems for multiprocessors. A fourth multiprocessor, called the DEC PULSAR is given in also disassed

The first computer, C.mmp, is a 16 processor (11/40's and 11/20's) system with 2.5 million words of shared primary memory. It was built to investigate the programming (and resulting performance) questions associated with having a large number of processors.

The chapter on the second computer, Cm\*, is located physically in the Modules Part, as the modules that form Cm\* are LSI-11's. Cm\* was based on the premise that ultimately, the smallest modular unit, i.e., integrated circuit, used to build digital systems would be a computer. With this premise, we need to understand how to interconnect computers physically, how to assign parts of the application program to the various computers, and how to program the complete structure.

The third computer, C.vmp, was designed to investigate how a production microcomputer, the LSI-11, could be used to build a triplicating, voting high availability computer.

The goals of the first two are performance while the third has reliability as its goal.

We believe that technology will <u>force</u> the evolution of computing structures to converge to three styles of multiprocessor computers: (1) C.mmp-style, for high performance, incremental performance and availability; (2) loosely coupled computers like Cm\* to handle specialized processing, e.g., front end, file, and signal processing; and (3) C.vmp-style for high availability based on increased maintenance costs.

The technology-force argument is based on history, near term technology, and resulting price extrapolations:

- 1. MOS technology is increasing in both speed and density faster than the technology, e.g., ECL, from which high performance machines are built.
- 2. The price per chip of the single-MOS-chip processors decreases at a substantially greater rate than for the low-volume high-performance, special designs. Chips in both designs have high design costs, but the special design enjoys a much lower volume.
- 3. Relative to all other costs of a system, the processor cost in a low end system is essentially zero.
- 4. Standards in the semiconductor industry tend to form more quickly for high volume products. For example, in the 8-bit microcomputer market,

Page 19 latest edit 1/18/78

one type supplies about 50% of the market and three types supply over 90%.

5. A 16-bit processor-on-a-chip, with both an address space matching its performance and appropriate data-types, has been announced. Such a commodity will form the basis for nearly all future computer designs.
fulsar DEC's PULSAR, see described helow, is a good exaple of one of the nure straightforward applications of this technology.
As a result of these factors, the two classes of machines

(MOS-processor-on-a-chip-based and low-volume,

high-performance-processor-based) have rapidly diverging costs per operation per chip. Furthermore, large scale applications have been slow to form since problem complexity increases more rapidly than program size. Therefore, most subsequent computers will be based on standard, high volume parts. For high performance machines, since processing power is available at essentially zero cost from processor-on-a-chip-based processors, large scale computing will come from arrays of processors, just as we build arrays of 64 Kbit ICs to form memory subsystems.

#### C.mmp--A Multi-Mini-Processor

C.mmp was motivated by the need for more computing power to solve speech recognition/signal processing problems and to understand the multiprocessor software problem. Until C.mmp, only one large, tightly coupled multiprocessor had been built--the Bell Laboratory's Safeguard Computer (BSTJ issue?).

Page 20 latest edit 1/18/78

The introductory section describes the economic and technical factors influencing multiprocessor feasibility and argues for the timeliness of the research. Various problems to be researched are given together with a discussion of particular design aspects. For example, since C.mmp is predicated on a common operating system there are two sources of degradation: memory contention and lock contention. The machine's theoretical performance as a function of memory-processor interference is based on Strecker's (1971) work. In practice, because the memory was not built with low-order address interleaving, memory interference was greater than expected. This problem was solved by moving program segments.

As the number of memory modules and processors becomes very large, the theoretical performance (as measured by the number of accesses to the memory by the processors) approaches the memory bandwidth  $(m/memory-cycle-time) \ge 1/e.[ref.?]$  Thus, with infinite processors, there is not a maximum limit on performance, provided all processors are not contending for the same memory.

Although there is a discussion outlining the design direction of the operating system, Hydra, later descriptions should be read [Wulf <u>et al</u>, 1975]. Since the 11's small address necessitated frequent map changes, 11/40s with writeable control stores were used to implement the operating systems calls to change the segment base registers.

The C.mmp which was actually built is shown in Fig. PMSC.mmp.

Page 21 latest edit 1/18/78

There are three basic approaches to the effective application of multiprocessors:

- System-level workload decomposition. If a workload contains a lot of inherently independent activities, e.g., compilation, editing, file processing, and numerical computation, it will naturally decompose.
- 2. Program decomposition by a programmer. Intimate knowledge of the application is required for this time-consuming approach.
- Program decomposition by the compiler. This is the ideal approach. However, results to date have been disappointing [Ref. Illiac IV FORTRAN compiler projects].

C.mmp was predicated on the first two approaches. Since the original paper, ALGOL 68, a language with facilities for expressing parallelism in programs, has been implemented. It has assisted greatly with program decomposition. See Figure x.

As can be seen in the paper, a model of the lock problem influenced the number of critical sections in the scheduler. Since the paper, the operating system Hydra has been designed and implemented. An extensive description is given in [Wulf et al, 1975].

Two experiments analyzing the performance of C.mmp and Hydra have been reported. The first, by Ranathe [1977], used a hardware monitor to measure

Page 22 latest edit 1/18/78

the degradation due to the locking mechanism which is invoked when shared data is accessed. The second, by Oleinick [1977], analyzed user-program-level synchronization. We summarize the results of both below.

The contention for shared resources in a multiprocessor system occurs at several levels. At the lowest level processors contend at the cross-point switch level for memory. This memory interference is discussed in the chapter. On a higher level there is contention for shared data in the operating system kernel. At higher levels, processes contend for i/o devices and for software processes, e.g., for memory management. The following table points to models on experimental data at these different levels in C.mmp.

Contention Level

Reference

user-program

[Oleinick, 1977] [Fuller and Oleinick, 1976]

Hydra Kernel objects

[Marathe and Fuller, 1977]

cross-point switch

Chapter XX [Fuller, 1976]

Ranathe's data show that the shared data of Hydra is organized into enough separate objects that a very small degration (less than 1%) results from

contention for these objects. Table LOCK is reproduced from his paper. He also built a queueing model which projected that the contention level would be about 5% in a 48 processor system.

Oleinick uses a root finding algorithm to study various implementations of a single problem.

[CM: elaborate after studying his thesis chapter.]

### Multi-Microprocessors: An Overview and Working Example

The Cm\* work, sponsored by NSF and ARPA, is an extension of earlier NSF-sponsored research [Bell, etc. 1973] on register-transfer-level modules. As LSI and VLSI enable construction of the processor-on-a-chip, it is apparent that low-level, register-transfer modules are passe' for the construction of all but low-volume computers. Although the research is predicated on structures employing a hundred or so processors, this chapter describes the culmination of the first (ten-processor) phase.

The authors motivate their work by appealing to the diseconomy-of-scale arguments which we advanced at the beginning of this section (page 00). To provide additional context for their research, computer modules (Cm\*), multiprocessors (C.mmp) and computer networks are described in terms of performance and problem suitability. The chapter gives a description of the modules structure, together with their associated limitations and potential research problems.



The final, most important, part of the chapter evaluates the performance of Cm\* for five different problems.

# C.vmp: The Architecture and Implementation of a Fault Tolerant Multiprocessor

C.vmp is a triplicated, voting multiprocessor designed to understand the difficulty (or ease) of using standard, off-the-shelf LSI-11s to provide greatly increased reliability. There is concern for increased reliability because systems are becoming more complex, are used for more critical applications, and because maintenance costs for all systems are increasing. Because the designers themselves carry out and analyze the work, this chapter provides first-hand insight into high reliability designs and the design process--especially its evaluation. The system has operated for several months and the first phase of work is complete.

Several design goals are initially predicated and the work is carried out against the goals.

The goal of software and hardware transparency turned out to be easier to attain than expected, because of an idiosyncrasy of the floppy disk controller. Because the controller effects a word-at-a-time bus transfer from a one-sector buffer, voting can be carried out at a very low level. It is unclear how the system would have been designed without this type of controller; as a minimum, some form of software transparency goal would have been violated and a significant controller modification would have



Page 25 latest edit 1/18/78

been necessary.

A number of models are given by which the design is evaluated. Various component reliabilities are used and the reader should get a great deal of insight into the factors contributing to reliability. It should be noted that a special hardware voter is needed to get a sufficiently low cost for a marketable C.vmp. While the intent of C.vmp is not a product, it does provide much of the insight for such a product.

PYLSAR here

\_\_\_\_

Page 26 latest edit 1/18/78

Marathe, M. and Fuller, S. H. A Study of Multiprocessor Contention for Shared Data in C.mmp, Proceedings 1977 ACM SIGMETRICS Conferences, pp. 255-262.

Wulf, W. [and others] The Hydra Operating System, Fifth ACM SIGOPS Symposium on Operating Systems Principles (Nov. 1975).

### 11 Glue Figures and Tables

Fig. Cachespeed - Structure of Pc, Mcache and Mp of cached computer.

Fig. LSI-11/2 - Photograph of double height modules forming LSI-11/2.

Fig. RXT11 - Bounded LSI-11.

Fig. PMSC.mmp - PMS diagram of C.mmp.

Table Lock - Measurement of the locking behavior in Hydra/C.mmp.

Page 6 latest edit 2/16/78

Table of LSI-11 Options and Extensions (1978) for LSI-11/2

|   | <u>LSI-11</u>  | LSI-11/2 | Additions |
|---|----------------|----------|-----------|
| Basic   |                |          |           |
| Processor + 4 Kw<br>+ send line                   | quad           | double   |           |
| Real time clock<br>Power controller/<br>sequences | quad<br>double |          |           |
| Memories  |                |          |           |
| 4 Kw RAM  | double         |          |           |
| 4 Kw core   | quad           |          |           |
| 32 Kw RAM   | quad           | double   |           |
| 4 Kw PROM   | double         |          |           |
| 4 Kw PROM; 256 RAM                                | double         |          |           |
| Interfaces  |                |          |           |
| Parallel (16 line)                                | double         |          |           |
| Asynchronous (serial)                             | double         |          |           |
| Instrument (IEEE-488)                             | double         |          |           |
| Direct Memory Access                              | quad           |          |           |
| Foundation (general purpose)                      | quad           |          |           |
| Analog-to-digital                                 | quad           |          |           |
| Digital-to-analog                                 | quad           |          |           |
| Floppy interface                                  |                | double   |           |

• MJ- please ash Steve to Jeicher \_ set to add to this of and chech both Takle of LSJ-11 Options and Extension (478) for LSJ-11/2 LST-11/2/ Additions LSJ-11 LSI-11/2/ Additions Basic Processor + 4 Kw + send live gued Browster dooble Memories 4Kw ram. double. 3510 2.1 Jucoble double 4 Kuprom; 256 ram double. -4 Kw core quad double 32 KWRAM qual Interfores Parallel (16 line) dorhle doubly Sota 4 lim Serial A squelinon Asynchronomo (sepial) double In strument (IEEE-488) double Direct Memory Access guad Foundation (general purpose) yter fine & doch quad gued Amaling - to - digital quad Digital to - analog ofuad + double Ploppy interface Real time cloth quad Power Controller / Sequences double Forl Dish interfine (2005) ofqueds Zquado (RLOI) And plaves the printer doubly for quarks 448 Cost 244 248 2×12 f-line mark part qual

structure PDP-11 glue all caps

is quite capable of standing alone as This part could have \_stood alone as a stable book on the PDP-111 computer evolution, For a number of reasons the 11 has evolved quite differently than the other computers in this book, and as such a has ate provides an interesting story. a much diof id different story, For Per Two factors seem The factors th that seen to have created the machines are clearly large number ( and technology market based, senerating a number ten) different implementations to relatively seven year over & short to lifetime. Thus, the fact that there is an expanding as we more along in time and insight do and in addition to with a set of problems that is not natural to some of the other designs, of the traditional mini # (8 Family); of the best cost/performance (18-bit), of the histest performance that one can build with a that is less than

500K (the DECsystem 10). Here: we The 11 designs cover a ranse of a factor of 500 in system price and (500 t to 250,000) and 500 in memory size

(5 4 Kwords to 2 Mwords). er The other Because

to

In

1:

Becuase the 11 is a relatively low cost, it is an excellent vechicle to use in Computer Systems and C Computer Structures research to test various ideas in ordfer that structures may b evolve.

This section is Fart is really divided into of five sections consisteins 9

1 1 Introduction containain the paper on the orisinal paper on the 11 architecture of : M chapter published when the II was ennonneed This paper introduces the architecture and sives various soals for it, and predictes how it might eveolve. The family notion is quite strongs, although not specific. alternatively, Chapter 00 of what Have We Learned From POP-11 2. Concertual We concertual basis for the evolution of . This section cont A hard on the Cache Memory both describes the concert and shows how the Pap Strecketr's Pape

edited 12/10/77

although it relies heavily on the conceptual framework of Chapter 1. and the ISPS bargaoge description given in the appendix .00.

May proferably read next

after chapter 00 in orden

to get an the broadest

oreiview, of and best

immediate critique of

chapter oo,

implementation is carried out.

5. the Multil multiprocessor research computers of Carnegie - Mellon Universityo, there compare 00 multiprocessons: C.mmp, Cm \* and C.vmp (charter 00 multiprocessons: C.mmp, Cm \* and C.vmp (charter 00 described give exageles of mat actual multipo a 16 processor multiprocessor, a co set of compa modules based on LSI-11 and a voting triplicated, voting multi co multiprocessor computer for high reliabelity.

contains two papers, that combined with Chapter 00, form the concepts many of the some of the conceptual basis for basis for the models Strecher, Chapter 00, describes the cache momony me chamion as a basis for buildig high Jerfomme models. Ferry describes various any a the intercommunication problem of plupical components and how busses carry out the this task. Inplementations Jour chapters cons give Of the 3. tour chap spe four chapters, three are on specific inglementations (LSI-11, 1/60 and CMU-11 and 11/60) and the fourth describes a (chapter 00) goo gues a is on model for the p all models, the This latter Agter provides both a conceptual model as and It details A the various implementations together with how conceptual model. His is especially other useful to understand The performance. 4. Evaluation, Chapter 00 evaluates the 11 ftr as a machine for executing Fortran, what we stave Learned Fin PDN-11, Chapter 00 evalual disusses all aspects of The evolution in terms of chapter DO. The introductory chapter (00).

over

Jardon

Note: When single-spaced, all foutnotes will appear only once on the appropriate page,

wlcaps 5

PDP-11 Glue 12/7/77

A New Architecture for Minicomputers--The DEC PDP-11

It is somewhat anticlimactic to discuss this original PDP-11 description here because Chapter 00 explicitly discusses "What We Have Learned from the PDP-11". The purpose of the chapter was originally threefold: to give the PMS and ISP architecture of the PDP-11 as it was first proposed to describe the first (11/20) implementation at a time when the whole architecture had not been worked out or even fully considered; and to show possible extensions.

The reader might note that the computer class definitions of micro, mini and midi correspond quite closely to those of Chapter 1.

Although we comment on the disparity between the predicted and actual evolution in Chapter 00, some of the important reasons are:

- The notion of designing with improved technology especially for a family was not understood then. The understanding for one of us (Bell), was put forth in a paper in 1972 (Bell, Chen, Rege).
- 2. The Unibus bandwidth proved unacceptable for all communications at the very high and low end designs. Whereas, this chapter posits a multiprocessor, and multiple Unibusses, this precise sturcture did not evolve. The bandwidth has subsequently been shown to be adequate for

PDP-11 Glue 12/7/77 G. Bell

Page 2 Print date 12/7/77

all but the largest configurations when a cache is attached to the processor as in the 11/60 (see Chapter 00). Note the effect of a 90% cache bit rate to reduce the number of access to by via the Unibus by a factor of ten!

3. The memory address space was too small.

4. The particular data-type extensions weren't predicted. While floating point data was discussed, the character string and decimal operations weren't described. These data types evolved in response to market need for DEC (and COBOL) which didn't exist at the time the machine was designed.

We have made a major change in the chapter by removing the original ISP description and replacing it with a correct and complete (memory management and floating point) ISPS description that was used when the 11 was evaluated as a Computer Family Architecture (CFA) standard by the U. S. Defense Department.

# Cache Memories for PDP-11 Family Computers

Chapter 00 by Strecker is included for three reasons: it is a clear exposition of the cache memory structure and its design parameters; since the cache is the basis of the fast PDP-8 (Chapter 00), the 11/60 (Chapter 00) side the 11/70 (page 00), and the KL10 (Chapter 00); the design methodology is well done--it is "good engineering"; and finally the paper is "well-written"--in fact, it received the award for the Best Paper at the PDP-11 Glue 12/7/77 G. Bell

traces.

Third Computer Architecture Conference at which it was presented. Thus, since a relevant paper that provides a clear exposition, while illustrating good engineering and being well-written, is so rare we also publish it simply to serve as an encouragement and an example for those who should expose, understand and describe their work.

The design process is implicit in the way the work is carried out to determine the structure parameters. It should be noted that it was easy to collect data statistics about the program's behavior since the trace bit, T permits the 11 to interpret itself on a one at a time basis. The relevant parameters are varied and sensitivity plots (runs) are made to determine the effect of each parameter on the design. In the 11/60, Mudge, also uses Streeher's to understand is the same methodology ((Chapter 00)) One of the important parameters, the because all ~ important, and to the best of time between changes of context, is especially this study our knowledge is both unique and necessary for any real time or and The PDP-8 cache design (Chapter 00) shows the multiprogrammed system. effect of segmenting the cache for instructions and data. The PDP-8 chapter discusses the performance for a particular design, and the performance numbers are in terms of a speed-up factor. Strecker gives the performance evaluation in terms of cache miss ratios. Performance measures, see are related (Lee, 1969) in the following way (assuming an infinitely fast processor):

> using Fig. Cachespeed = total no. of memory accesses by the processor, Pc = no. of memory accesses that are missed by the
| PDP-11 Glue | 12/7/77 |       |      | Page 4  |
|-------------|---------|-------|------|---------|
| G. Bell     |         | Print | date | 12/7/77 |
|             |         |       |      |         |

```
cache and how to be referred to Mp

t.c = cycle time of cache memory, Mc

t.p top = cycle time of primary memory, Mp

R = t.p/t.c (ratio of memory speeds), where R is

typically 3 to 10
```

the relative execution speeds are:

t(no cache) = pRt(to cache) = p + mR

speedup = pR/(p + mR) = R/(1 + (m/p) R) = a = miss ratio = m/p

therefore

speedup = R/(1 + aR) = 1/(a + 1/R)

note that if a = 0 (100% hit), the speedup is R; while if a = 1 (100% miss), the speedup is R/(1 + R), i.e., the speedupis less than 1 IMPLEMENTATIONS

A Minicomputer-Compatible Microcomputer System: The DEC LSI-11

This first chapter of the implementation section was written from the knowledgeable user viewpoint. Although the paper is a descriptive narrative of the design from the chips, boards and backplane levels, it

Page 5

Print date 12/7/77

that lacks some insight from one of the designers at Western Digital or DEC - might have provided . (Lloyd Dickman, Rich Olsen, or Mike Titelbaum). An account of the chip-level design is available (Soha and Pohlman, 1974). The design was 20152-5 done at Western Digital corporation by Roberts, Zoha, and Pohlman as a relatively general purpose microprogram" computer that could be used to emulate many computers. When DEC started working with them for use in the interpretation of the 11 ISP, the design took on more of the 11 structure. Two design levels are described in the paper: the 3 chip microprogrammed computer as it is used to interpret the 11 ISP; and the particular PMS module level components as they are integrated into a backplane to form a that took place the microgramming hardware system. Sebern points out an interesting tradeoff between the chip and module levels can be observed in the use of microprogramming to carry out functions; that are (normally) done with hardwares) the time clock, the console, refreshing dynamic random access MOS memory, and power fail control. The subtleties and uniqueness of the module structure are not nor are the design alternatives described, The initial module level design was predicated on a quad-sized For example, The alternative, form factor and plugged into a conventional backplane. was considered, though one board more bounded designs that are typical of other microcomputers, is not lower A described. However it should be noted that in order to get more reduced (page 00) one board cost, such a system, like the VT78, has evolved and will eventually be marketed. Thus structure is shown in Fig. KXT11. A The modules are shown on page 00. Since there were not special ICs beyond the 3 chip processor, options tended to be relatively large and often occupied a full quad module. For options that were greater than a quad size, an ingenious packaging scheme was used for providing interconnection points on the extra (requires a double sized module) (a double sized module) half of the module which was not used as the LSI-11 Bus. This permitted

Page 6 Print date 12/7/77

multiple board, complex options (e.g., a disk controller) to be packaged as a single option with no interconnection between the boards except the second half of the board. As DEc began to build special ICs to interface to the bus, the option sizes began to decrease to occupy a double module. This system is now known as the LSI-11/2. A backplane system with modules is shown in Fig. LSI-11/2. The options available for the two systems have evolved as shown in Table LSI-11 Options.

## Table LSI-11 Options

[Teicher to supply]

The effect of lower cost LSI-11 modules and backplane availability is to provide additional applications as we discuss in Chapter 1, page 00.

# Using LSI Processor Bit-Slices to Build a PDP-11--A Case Study in Microcomputer Design

This paper by the designers of CMU-11 appears both in the module part and in this part on PDP-11 implementations. The Intel 3000 bit slice, herein called a Microcomputer (for Microprogrammed Processor)  $f_{\rm eff}$ , is used to interpret a PDP-11 ISP. The purpose of the design was to test the assertion that the bit-slice based arithmetic unit with register memory and microprogrammed control would simplify the design  $f_{\rm eff}$  and construction of processors. The 11 was selected as a target problem in order to avoid the temptation of changing the problem (11 processor) to fit the building blocks (the Intel 3000 processor). As such, the authors observed the

Page 7 Print date 12/7/77

awkwardness that ultimately resulted in lower (than desired) performance. In retrospect, the Intel 3000 has not become the standard (new-the AMD 2900 periodes series) bit-slice architecture, but perhaps suffers from being one of the earliest. Detailed comparisons including a breakdown of the various parts of the processor design are given and compared with the LSI-11 and 11/40 designs in terms of performance and cost (IC count and number of control bits in the microprogrammed controller).

A key part of the investigation was to evaluate the computer aided design tools. The Stanford University Drawing System (SUDS) and the SAGE logic simulator were the key components. SAGE was predicated on being able to detect all the design and timing flaws prior to construction: The authors claim that 95% of the errors were detected by the simulation---and all errors were ultimately detectable once the simulation data or machine description was changed.

## Design decisions for the PDP-11/60 Mid-Range Minicomputer

Unlike the reports from an architect's or reporter's viewpoint this chapter is a direct account of the design from the close proximity of the project. Because it is a mid-range machine, the 11/60 is a difficult design for the reasons of the designer characteristics, Chapter 00, page 00. The design is neither the lowest cost nor performs the most, but has to be the right balance of features, price, and performance against criteria that are usually extremely vague.

Page 8 Print date 12/7/77

Four interesting aspects of computer engineering are shown in the 11/60: the cache to reduce Unibus bandwidth; trace drive design of floating-point arithmetic; providing writeable control store; and increasing the reliability, availability and maintainability. Whereas the Unibus had previously thought to be inadequate for high performance, the cache is used to unload the i/o traffic and provide high performance without the attendant cost. The work is based on Strecker's (Chapter 00). The study leading to determining the block size is given. The block size can only conveniently be one since additional traffic is generated by fetching with unbut the multiple words and thereby tying up the Unibus for additional traffic.

The use of trace data to design the floating point arithmetic is described together with the resulting design. It should be noted that the 11/60 performs roughly at 11/70 speeds. with howen cost is The implementation of the two can be compared in the following table. Table - Implementation of 11/60 and 11/70. 11/60 11/70

| Base Pc           | x | х |
|-------------------|---|---|
| Floating point    | x |   |
| Cache             | x | x |
| Memory management | 0 | x |
|                   |   |   |

х

Total

Seepast & footnot

Microprogramming is used to provide both increased user-level capability \*Ability to interconnect a number of subsystems together through a wired-or connection.

х

and increased reliability, availability and maintainability. The large writeable control store option is described together with its use for data storage and various applications. This option has been recently used for emulating the PDP-8 with OS/8 operating systems.

\*Ability to interconnect a number of subsystems together through a wired-or connection.

# 6

Page 10 Print date 12/7/77

A general discussion of microprogramming is also given, especially with respect to memory technology advances (see also Chapter 1, page 00). Other semiconductor technology improvements are described together with how they effect price and performance. It is interesting to note that the simple concept of tri-state logic\* had such a great effect on the design.

## EVALUATION

<u>Turning Cousins into Sisters: The Role of Software in Smoothing Hardware</u> <u>Differences</u>

Since FORTRAN is quite possibly the most often executed language for the PDP-11 and the one we intended that it execute, it is important to observe the 11 architecture as seen by the language processor--its user. The first FORTRAN compiler and (run) object time system are described together with the evolutionary extensions <del>(evolution)</del> to improve performance. The FORTRAN IV+ compiler is only briefly discussed since its improvements are largely a matter of compiler optimization technology and are less relevant to the 11 architecture.

The chapter title overstates the problem since the five variations of the 11 ISP for floating point arithmetic are made to be compatible by providing what amounts to five separate object (run) time systems and a single compiler. This transparency comes about because a concept called threaded flip concept inpress to be code is used to provide what is a very simple interpreter for the PDP-11--and might not be called an interpreter by many. With threaded code, one 1-word instruction requiring two memory cycle times is executed per transfer of control each time the next operation code is to be Using Amdahl's constraints, page 00, the reader might compute the bus bandwidth (for i/o traffic) and the address space needs for this speed processor given the cache and compare the needs with the Unibus.

constanto

formance ( ins

+ micro and

mario

nstru

dru

Impact of Implementation Design Tradeoffs on Performance: The PDP-1], A Case Study This chapter present a de This peer presents one one of the most comprehensive the eight populations. The work was carried out One of the most comprehensive comparison of machine & (processor impleentations) is mad is in this to investigate Various design styles for a given this problem - chpater. Aside from any consclusions the are significant tables that give more insight into processor implementations than is available from any, source we know. Unlike some of the other datas this is more objective I examination include) The signifcant tables include: by strecher, I for an instructure from 1. A set of frequencies, that s Ste Streeker determined from operating The frequencies (The reader should be leave note the bat they do not system useage reflect represent a fully general pupose mix, Ale eg. there are no anti arithmetic and or fixed poid floating point data in the instructions used. is posited 3. All A canonical data path is presented which for all 11 implementations, presented and each the processor is compared fand with ity. This is insight that we has not come from-3. All the execution times for the various models are present in ] place. Implementation pack cost measures (packages and ICs, control store widths) of the data also The useful ness comes from having an outside er observer examine machines and and try to provide insight into the machine. These tables are background that charter with this the maine puropose of the study time in Anacu-instruction rate of top - durm" a is to builds a mode with which explains the performance of various in terms of the implementations given the detr d various metrics. The two metrics (as we might expect, are instruction time macro in microc The two design parameters, micro-instruction execution time, and primary dmem main memory cylce time are used (called the top down approach) to

85%

OK

the behavior (macro-instruciont times.

Unfortunately, The design tricks and overlpa enter the pciture and must be used to finally explain the re the discepancises of the model. These design trc Since there two parameters don't fully explain (model) performance, the a set of bottom-up factors are must be introduced to more there factors include varios design techniques and the dear degree of overlap These implementation as they in We believe the fact that the problem is constrained should provide useful insight to not only at both computer equipert designers and digital systems design .

15B

, canging out the desired op code. Page 11 Print date 12/7/77

The first version of the FORTRAN machine constructed was a simple stack machine. As such, the execution times turned out to be quite long. By high use fugurency, recognizing the special cases (e.g., A = 0, A = A + 1, etc.) and having better conventions for three-address operations to and from the stack, speedups of 1.3 and 2.0 for floating point and integers, respectively, were obtained when a more complex machine was constructed for the second version.

Since this paper is really on the construction of an extension to the 11 to execute FORTRAN, it is interesting to compare it with the FORTRAN IV+ machine which uses the floating point processor (11/45, 11/55, 11/60, 11/70). The two turn out to be roughly the same speed and have the same program space efficiency assuming the FORTRAN machine described in the

paper is microprogrammed and made to operate at FPP speeds, \*Using Amdahl's constraints, page 00, the reader might compute the bus/ bandwidth (for i/o traffic) and the address space needs for this speed processor given the cache and compare the needs with the Unibus.

## What Have We Learned From the PDP-11?

This chapter is a substantially revised version\* of a paper written for the CMU Computer Science 10th Anniversary, September 1975.

This paper was written to critique the original expository paper on the PDP-11 (Chapter 00) and to compare the actual with the predicted evolution. The four critical issues of technology, bus bandwidth (and PMS structure), address space and data-type evolutions are examined. P The first part of the chapter discusses how the technology is used as a basis for the evolution (something we did not understand when the machines were originally planned). The role of semiconductor memories is especially critical. The next section describes the evolution from the point of view of the various development projects and people. Some early (historical) documents are introduced to further attempt an understanding  $\mathcal{M}$  the design process.

The main section consists of evaluating the Unibus, examining the discussing the organizational issues behind cost-performance evolution, the ISP and asking why multiprocessors haven't evolved. As a companying, they to 000, on a C. map describes the technial problems associated with multiprocessors.

The Unibus evolution is given and the case is made for its optimality. The Unibus has had greater longevity and use than any of the other DEC busses and compares favorably with the IBM I/O Channel Bus as a universal standrad of interconnection.

We try to provide a set of evolutionary cost-performance metrics so the 11 \*The paper is 50% longer. The introductary overview has been deleted (and is now placed in Chapter 1) and the sections on the 11/45 and 11/70 have been greatly expanded to include the perturbations due to the memory address and protection extensions. A detailed evolutionary model of the cost, and performance characteristics has been added. More historical facts are introduced, particularly as they effect the design of the extensions. Finally the basis (need) for the VAX/11 extension is discussed.

can be compared with the other machines (18-, 12- and 36-bit) in the book (Chapter 00, 01, and 02). Also, here we go into the unique problem the 11 has of designing a range of machines.

Although an ISP evaluation is given, it is quite weak. By comparison, Chapter 00 by Brender, gives a useful evaluation of the architecture for FORTRAN execution.

A complete section is given on the addressing extension beyond the 11/45 and 11/70 extensions which required a major perturbation in the form of the VAX/11 extensions.

to the research community The final section describes some general problems encountered in structure design and engineering, together with how solving them might be useful in subsequent designs. ( This part has been expanded too.)

\*The paper is 50% longer. The introductary overview has been deleted (and is now placed in Chapter 1) and the sections on the 11/45 and 11/70 have been greatly expanded to include the perturbations due to the memory address and protection extensions. A detailed evolutionary model of the cost, and performance characteristics has been added. More historical facts are introduced, particularly as they effect the design of the extensions. Finally the basis (need) for the VAX/11 extension is discussed.

MULTI PROCESSOR The RESEARCH MACHINES OF Carneque - Mellon University These three multiprocessor computers which use the 11 as a basis This series of machines were built at Carnegie-Mellon University various proble computer structures operaty system, as were designed to carry out three different aspects of Computer angenery and and application program science research. The first tout The Carnetgi CMU's first computer, C.mmp, was built to mulit minicomputer, multi, minicomputer processor computer (or minicomputer- is a conventional, hardware structrue (model 11/40's) Imilion words of Imillion wedgef primary, 6 processor Mariaressor system with comp shared mamemory and It was to investigate bilt with the expressed purpose of evaluating the performance que having a -p-a programming (and resulting performance) questions associated with large number multiparcessors. Cm\*, The second computer, is most also, properly p discussed in the part on mode the mo Modules Partas the module that forme Comt are LSI-11 computers. This Cm\* evolved from a design as evolution was based on the premise with all (i.e. the all ICS) hta that ultimately, modules such as the smallest modul far is unit, that would be that would be built . With the this premise, it was important ot used to bild is the computer understand undertake the research which showed how to interconnect them physically, now and to assign parts of the provblemy to the various computers and to us uderstand how t the probrramm programining structures. them. The C.vmp, for voting mu multiprocessor, was designed to how a production comp investigate the re d problems associated with taking a an available mult microcomputer, the LSI-J11, and can be used (twined into) to pron build a triplicate, voting high availability conjuter. The goals, therefore, and per of the three and;

dig ited

performance, perf first five are performance while the Kind uses multiple computers fir sets redundancy and reliability. To this end, Fig. Perf shows the effect of noring multiprocessors to solve recente barrows algorithms (More to come Here )



REVIEWS ON THE PROBLEMS AND SCIENCE OF HUMAN SETTLEMENTS EKISTICS is published by the Athens Center of Ekistics • 24, Strat. Syndesmou St. • Athens 136, Greece, P.O. Box 471 EDITORIAL OFFICE: Page Farm Road • Lincoln, Massachusetts 01773 • USA • 617-259-9144

Dear Reader,

Thank you for ordering EKISTICS. We hope that you will find it useful and become a regular reader.

EKISTICS is interdisciplinary and deals with questions of human settlements as a unified whole. This perspective is part of a broad concensus among planners, environmentalists, teachers, researchers, architects, and policymakers.

Each month we explore a different topic which is determined in consultation with our expert advisory board and through suggestions from our readers. If you would take a moment to indicate on the form below the urban problems of greatest concern to you, I would appreciate it. I also invite you to become a part of the EKISTICS network by subscribing to the journal.

I look forward to your reply.

Cordially, Gwen Bell Editor

To: Gwen Bell, Editor, EKISTICS From: Page Farm Road Lincoln, Mass. 01773 USA

I consider the most pressing problem confronting human settlements is:

Please enter my subscription to EKISTICS:

One year (12 issues) \$24.00

Two years(24 issues) \$44.00

We must proint out We believe shat that the most likely are evolution technology forces will force the evolution We believe we can suarantee all three of ganget computing structures will be along the lines of some form of - for high performance and incremental performance and availability -evolution : ad hoc specialized structures to hardle multiprocessor computers; such as Commp or less tightly coupled Compt - for specialized processing leg. front end computers such as Commp based soleley on the evolving directions of file, signal processing); and technology force P The technology, Althou This pat is clear, The forcess C. vmp for high availability -Forces and therefore argument is simply based on history, and near term based on increased & maintainence the directionis clear! the technology which forms the low cost processo processors · currently MOSy is evolving at more rapid rate Costs . to density and the s speed if is imporvise at a substantially greater pete than and resulting price 2.7 techology, extrapolations. the ECL sate e aarray (technolosy from which larse machiens are mi formed; the price per chip of the MOS, is comprised down at a substitially greater rate dued 1. the tech MOS technology special designs Que to pt the much hisher volumes; and very high design costs (after both design ) which drives I is increasing inspred and -and the resulting performance ( in operations) per chip and cost per operation per chip density faster than high performance semicondutor are rapidly the technology toon leg. ECL is substantially diversing from the the large / technology for which conventional (inferms of from which high performance hish performaance machines are formed. produce a better price and price / renformance) computes machines is formed; cost design costs for large machiens is diversing These factors state compared with longe scale computers. Furthermore, large scale applications have (relatively & sloww growois market) hish compared with the at the low cost market end been slow to design cost per element of at the high volume products. This will c tend form since these is more problem to create a small number of micro standard mciroprocessors (es. the reer are Complexity increases more essentially only 2 1 doinant type with which covers radidly than ( in the semiconduto 1 type supplies about 50% of the market and 3 types supply 95% of the markt. Krogum size 4. Standards, for high Al a time when there is sufficient technolsoy to have a c sna adequate volume products tend to in terms of memory address space processor on a chipe, a standard will created by form more quickly. For exaple, which all all other other computer will be constructed. in the 8-bit microcognite Therefore, and subsequent conjutus will market, 1- type supplies about 50% of the market be based on standard, high volume parts. For high performance machines, since processing power is available at 0 cost from, and 3-types supply over an address space that 5. A reas processor (-on-a-chip) is eminent with and & appropriate data-types is eminent. a processor-on-a-chips based processors, large scale computing will come from this source! amongo Gjustas of processors, just as we build anays of 16K but ICS to form memory.

## C.mmp--A mulit-mini-processor

C.mmp came from several The mov C.mmp was notivated by the need for more computing power to solve af particular set of problems (Speech signal processing) problems moderstand the to set more computing power and to as a machine to w study multiprocessor softwares problem. Until C.mmp, there only one tightly coupled multiprocessor had been built --

# only one larse

the problem f of

K

had be for, and it was for a different problem The safesward Bell Labsanatory's Safegard Computer (?)

introductory The first section de describes the tech economical and technical factors behind influencing feasibility and angues that it is important influencing multiprocessors an together with their adn why it is a matter of timeliness

to embark on the research that makes them more and more practival in this t time period. Various problems to be researched are given together with A number of research ares are siven and a discussion of particular/aspects of/the design. /

some of the pra particularly worrisonme aspects of the design are presented in daetail

(ers: For example since a multiprocessors the multiprocess. Commp is predicated only common operating system there are both is both degredation due to memory

contention when all the processors use hie same block of memoar and also, since there are software synchronizing locks around the software, & there can

be significant & desredation as waiting of the software to enter common critical sections.

The machine's structure is processed in deta ssome detail and and the P maximu theoretical performance is computed based on memory processor interferences based on

this is computed based on teh work of Strecker's (1971) work .

Here it is interesting to note that the assumption that Ultimately, memory

Prosrams were the pareners was not built on an joge the interleaved (lo order address

i interegnce id di ultiantely become a problem because

was not built, hence there was some intereechce more interference thath the interence

because they are ultimetily

- resulting in porrer here

expected performance

Sof

24

This problem solved moving segments of the difference within difference withir to defferent parts - Part of physical memour. One aspect hat that is counter-intuitive should memory. It should that the number of memory modules and the number of processors are equal (for exampel) and become very large, the performance as measured by the number of accesses to the mending by the processor approaches (m/memory-cycle-time) × 1/e. the number of memory bandwidth (m/teyele) times & 1/e. Thus, there is not a maximum on performance where with infinite processors provided they ar all limit of the although is an extensive discussion of the operat onthining the open direction of the greatry system, Hydra, the wader surged to the other later descriptions of Hydree should be read (list the et references ?? here ). Since # the 11's small address got in the way of prob providing use, 11/40's with writeable control stores were used to carry ont the mapping fast changes implement of the operating systems involving changing the & base ad bare ad segment base oregisters. One of the most pleasant surprises that came out of of became Composed the work on Algol 68 implementation of too the two it enables parallel programs to be specified. The results (see page 00) approaches proaches pasic proaches to a ffectively using multiprocessors: approaches

- - - Only us app 1. conventional partitioned mu 1. fimest some having lots of independent with to do shringh-having lots of independent with to do shringh June al or multiple independent computers; 2. Taking a conventional language (in Johan) and having it the compiler detect all actual and compile and statements or sets of statements that can be executed in parallel; and the introducing new co can primitives into the programming language so that algorithms for parallel execution are specified by the programmer. algol 68 takes this E although Commp was only predicated on use of m/use of type 1/, the algoe 68 internation on commp indentes on commp indentes type 3 use possible so far Ator (see ?)

1. Iselated AC Input

1.

This module provides eight transformer-isolated 120-volt AC Inputs, with the following features.

8 Inputs per module; 2 wires per input, Isolation to 1500 volts DC or peak AC between 2. Inputs or from Input to ground Jumper strTp provided to allow commoning of 3. one side of all inputs. Strip mounts on serew terminals. 4. Frequency range: 47=63 Hz Nominal Input voltage for logic "1": 120 volta 5. Individual input Indicators on AC side of Isolation. 6. NomInal Input ToadIng: 10 mA 7.

Response time (turn-on or turn-off): less than 1/2 cycle 8. induts protected against overvoltage transfents by MOV's. 9.

Isolated DC Input ti.

This module provides sixteen bits of optically-isolated DC Input. There Is an optional interrupt capability.

16 Inputs per modules 2 wires per Input. 1.

- isolation to 1500 volts DC or peak AC between 2. Induts or from Indut to ground.
- Jumper strip provided to allow commoning of one side of 3. all' Inputs. Strip mounts on screw terminals. 4.

Response time (turn-on or turn-off): 2.5 msec nominal

NSF. Sponsmed - Work sponsored by NSF and ARPA Multi-Microprocessors: An Overview and Workins Example which can be interconnetedee to form a system of high level modules, constructed Cm\* is the name of Which can be interconnected to form & large computeins sytem. The Crn & dry an extension of the (Bell etc. 1973) work come out of a research, on resister transfer modules because as LSI and VLSI enable the construction of transfer modules were passe' in that LSI and VLSI technology use enabling the construction of to the standard. in which wit became apparent that the low level resister most to puild complete Current although the were driving the construction of modules made up of computers. predicated on large structures employing research is hindred pro or so processors, this first wpto a chapter com describes the firs' culmination of the first The the 10 processor phase,

he proposal for the first computer moudules we was funded by NS they

National Science Foundation and the proposed direction was set describedin

sda;1;1;1;1;2;aas1sf1,js1df1,j1,j,jkk,jk1k1k1k1k1k1kk1kk,jk,jjjj 1973 (Bell et al 1973) a diseconomy of scale for of Cm\*

The movtivation for the work is described basedon the diversing cost

factors for large computers (i.e there is diseconomy of scale ) over hte last (Cm+) during the titwo sears 1975-1977. The need for the computer modules, verrsus a

performance and problem suitability multirpocessor strucutre (C.mmp) and computer networks are described in terms of to further provide additional context for the research. wheat e the type os problesms each migh be approprate forl.

large computer introductions

straight forward Most o Mus Much of the paper is The chaster sives a complete description X of their associated and

the modules structure, together with the design problems and the problems potential research topics problems (research ).

problelsm associated iwth building such a structure

In a Since this p cheater is the final

This cheater representd s the culmination of the v first phaase of / research project involving the construction of al alarge mut multiprocessor strucutre, and although only 10 processors are eval used, there is a vers sood evaluation of the structure asains in terms of a number of different

program types.

final? The important part of the chapter is con gives - Cmit the performance of evaluates Cm \* for 50 five different problems

C.vmp: The Architecture and Implementation of a Fault Tolerant Multiprocessor C.vmp a voting triplicated, voting multiprocessor designed to *imp* understand the diffeculty (or ease) of using a standard off-the -shelf *provide* Ls LSI-11s to obtain greatly increased reliability. Since there is a *model* growind concern for increased reliability because systems are setting *m* more completes, and are used for more cirtical applications, but and *basic move move moreover there is a higher cost of maintainede for all systems that an increasy*.

misht be improved.

A number of design goals are predicated as and the work is carried out against these design goals. Some of the more interesting desing gapls include off the shelf hardware and software with no modifications to the components.

Because Here, the designers and analyze Here, the designers and beca because the a designer is als the also carries out the work and writers the paper, this paper provideds a high reliability sreat deal of & insight into the design and design process. Since the sustems & has been operated for several months, there is agreat deal to be

the fact that the first phase of work is also complete is especially valuable.

- O One interesting observation is PO Possible

The shall b of software and hardware transferences turned out (at be more easy because of an idio syncracy passible because we even with flopps id disks drives because the controller. This controller of for flopps disks operates on a word at a time transfer from a one sector buffer after a sector is transferred - thus for flopps disks operates on a word at a time transfer from a one sector buffer after a sector is transferred - thus (It is unclear & how hit system war would have been designed without this type of disk -, but at the minifunding, some form of software transferrency soal would have to be relinquished, or some form of sit significant controller modififications.

r is evaluated , A number of models are par siven which evaluated hter design together . Thees are based on various component reliabilities which come from Various component reliabilities are used and there read is a great deal reader should get a great deal of insight as into to the factors contributy to reliability. It is especial should be noted that a special proter hardware ) is straffy needed to in TAA order to mo fouild a practical, m marketable C. vmp. while the intent of C.vmp is not a product, there there is it much much Bh, about what a product might does provide much insight, into the factors such a product might for such a product Con for ac 1

PDP-11 GLUE 12/15/77

a Correct and make Leopies for This

adetee/16/77

Gordon

stand of com This part is quite capable of standing alone as a book on the PDP-11 computer structure evolution, although it relies heavily on the conceptual framework of Chapter 1, and the ISPS language description given in appendix 00. The 11 has evolved quite differently than the other computers in this independent and book, and as such provides an interesting story. The factors that have created the machines are clearly market and technology based, generating a large number (ten) of different implementations over its relatively short Begause Thus, the fact that there is an expanding range of seven year lifetime. versus machines we move along in time provides problems and insight in addition to the traditional mini (8 Family); the best cos/performance (18-bit), and the high performance less than \$500K (the DECsystem 10). The 11 designs cover a range of a factor of 500 in system price (\$500 to \$250,000) and 500 in memory size (4 Kwords to 2 Mwords).

This part is divided into five sections consisting of:

1. Introduction.

This chapter published when the 11 was announced introduces the architecture, gives Marions goals for it, and predicts how it might evolve. The family notion is quite strong, although not specific. Alternatively, Chapter 00, What Have We Learned From PDP-11, may much preferably be read next in order to get the broadest overview, and best immediate critique of Chapter 00. The 11 evolution

Page 2 print date 12/15/77

2. Conceptual Basis.

This section contains two papers, that combined with Chapter 00, form some of the conceptual basis for basis for the models. Strecker, Chapter 00, describes the cache memory mechanism as a basis for building high performance models (specifically the 11/70). Levy describes the intercommunication problem among physical components and how busses carry out this task.

3. Implementations.

Of the four chapters, three are on specific implementations (LSI-11, a study of CMU-11 and 11/60) and the fourth (Chapter 00) is on all models. This latter chapter provides details of the various implementations together with how the designs fit a conceptual model. This is especially useful to understand the performance.

- 4. Evaluation. Chapter 00 evaluates the 11 as a machine for executing FORTRAN. What We Have Learned From PDP-11, Chapter 00 discusses all aspects of the evolution in terms of the introductory Chapter (00).
- 5. The multiprocessor research computers of Carnegie-Mellon University. Three multiprocessors: C.mmp (Chapter 00), Cm\* (Chapter 00) and C.vmp (Chapter 00) give examples of a 16-processor multiprocessor, a set of modules based on LSI-11 and a triplicated, voting multiprocessor computer for high reliability.

Page 3 print date 12/15/77

### A NEW ARCHITECTURE FOR MINICOMPUTERS--THE DEC PDP-11

It is somewhat anticlimactic to discuss this original PDP-11 description here because Chapter 00 explicitly discusses "What We Have Learned from the PDP-11". The purpose of the chapter was originally threefold: to give the PMS and ISP architecture of the PDP-11 as it was first proposed to describe the first (11/20) implementation at a time when the whole architecture had not been worked out or even fully considered; and to show possible extensions.

The reader might note that the computer class definitions (given in 1970) of micro, mini and midi correspond quite closely to those of Chapter 1.

Although we comment on the disparity between the predicted and actual evolution in Chapter 00, some of the important reasons are:

- The notion of designing with improved technology especially for a family was not understood then. The understanding for one of us (Bell), was put forth in a paper in 1972 (Bell, Chen, Rege).
- 2. The Unibus bandwidth proved unacceptable for all communications at the very high and low end designs. Whereas, this chapter posits a multiprocessor, and multiple Unibusses, this precise structure did not evolve. The bandwidth has subsequently been shown to be adequate for all but the largest configurations when a cache is attached to the

processor as in the 11/60 (see Chapter 00). Note the effect of a 90% cache hit rate is to reduce the number of access to primary memory via the Unibus by a factor of ten!

- 3. The memory address space was too small.
- 4. The particular data-type extensions weren't predicted. While floating point data was discussed, the character string and decimal operations weren't described. These data types evolved in response to market need (and COBOL) which didn't exist for DEC at the time the machine was designed.

We have made a major change in the chapter by removing the original ISP description and replacing it with a correct and complete (memory management and floating point) ISPS description that was used when the 11 was evaluated as a Computer Family Architecture (CFA) standard by the U. S. Defense Department.

## CACHE MEMORIES FOR PDP-11 FAMILY COMPUTERS

Chapter 00 by Strecker is included for four reasons: it is a clear exposition of the cache memory structure and its design parameters; the cache is the basis of the fast PDP-8 (Chapter 00), the 11/60 (Chapter 00) the 11/70 (page 00), and the KL10 (Chapter 00); the design methodology is well done--it is "good engineering"; and finally the paper is "well-written"--in fact, it received the award for the Best Paper at the

Third Computer Architecture Conference at which it was presented. Thus, since a relevant paper that provides a clear exposition, while illustrating good engineering and being well-written, is so rare we also publish it simply to serve as an encouragement and an example for those who should expose A understand and describe their work.

The design process is implicit in the way the work is carried out to determine the structure parameters. It should be noted that it was easy to collect data statistics about the program's behavior since the trace bit, T, permits the 11 to interpret itself on a one at a time basis. The relevant parameters are varied and sensitivity plots (runs) are made to determine the effect of each parameter on the design. In the 11/60, Mudge (Chapter and methodology. program. 00) also uses the same methodology and Strecker's traces. One of the important parameters to understand is the time between changes of context. and imp this undustantly is important To the best of our knowledge this study is unique because all real time and multiprogrammed systems have many context switches. The PDP-8 cache design (Chapter 00) shows the effect of segmenting the cache for instructions and data. The PDP-8 chapter discusses the performance for a particular design, and the performance numbers are in terms of a speed-up factor. Strecker gives the performance evaluation in terms of cache miss ratios. The performance measures, see Fig. Cachespeed, are related (Lee, 1969) in the following way (assuming an infinitely fast processor):

p = total no. of memory accesses by the processor, Pc
m = no. of memory accesses that are missed by the
cache and how to be referred to Mp

| PDP-11 Glue 12<br>G. Bell | 2/15/77 | Pa<br>print date 12                            | ge 6<br>/15/77 |
|---------------------------|---------|--|----------------|
|                           | t.c     | = cycle time of cache memory, Mc               |                |
|                           | t.p     | = cycle time of primary memory, Mp             |                |
|                           | R       | = t.p/t.c (ratio of memory speeds), where R is | ļ              |
|                           |         | typically 3 to 10                              |                |

the relative execution speeds are:

t(no cache) = pRt(to cache) = p + mR

speedup = pR/(p + mR) = R/(1 + (m/p) R) = a = miss ratio = m/p

therefore

speedup = R/(1 + aR) = 1/(a + 1/R)

note that if a = 0 (100% hit), the speedup is R; while if a = 1 (100% miss), the speedup is R/(1 + R), i.e., the speedup is less than 1 (i.e. time to reference both memories)

## IMPLEMENTATIONS

A MINICOMPUTER-COMPATIBLE MICROCOMPUTER SYSTEM: THE DEC LSI-11

This first chapter of the implementation section was written from the knowledgeable user viewpoint. Although the paper is a descriptive

Page 7 print date 12/15/77

narrative of the design from the chips, boards and backplane levels, it lacks insight that the designers at Western Digital or DEC (Lloyd Dickman, Rich Olsen, or Mike Titelbaum) might have provided. An account of the chip-level design is available (Soha and Pohlman, 1974). The design was done at Western Digital by Roberts, Soha, and Pohlman as a relatively general purpose microprogrammed computer that could be used to emulate many computers. When DEC started working with them for use in the interpretation of the 11 ISP, the design took on more of the 11 structure. Two design levels are described in the paper: the 3 chip microprogrammed computer as it is used to interpret the 11 ISP; and the particular PMS module level components as they are integrated into a backplane to form a hardware system. Sebern points out the microprogramming tradeoff that took place between the chip and module levels to carry out normally hardware functions: the time clock, the console, refreshing dynamic random access MOS memory, and power fail control.

The subtleties and uniqueness of the module structure are not described, nor are the design alternatives. For example, the alternative, bounded design that is typical of one board microcomputers was considered, though not described. A lower cost one board system, like the VT78, (page 00) has evolved and will eventually be marketed. This structure is shown in Fig. KXT11. The initial module level design was predicated on a quad-sized form factor and plugged into a conventional backplane. The modules are shown on page 00. Since there were not special ICs beyond the 3 chip processor, options tended to be relatively large and often occupied a full quad module. For options that were greater than a quad size, an ingenious

packaging scheme was used for providing interconnection points on the extra half of the module (a double sized module) which was not used as the LSI-11 Bus (requires a double sized module). This permitted multiple board, complex options (e.g., a disk controller) to be packaged as a single option with no interconnection between the boards except the second half of the quad board. As DEC began to build special ICs to interface to the bus, the option sizes began to decrease to occupy a double module. This system is now known as the LSI-11/2. A backplane system with modules is shown in Fig. LSI-11/2. The options available for the two systems have evolved as shown in Table LSI-11 Options.

## Table LSI-11 Options

[Teicher to supply]

The effect of a lower cost LSI-11 system is to provide additional applications as we discuss in Chapter 1, page 00.

# USING LSI PROCESSOR BIT-SLICES TO BUILD A PDP-11--A CASE STUDY IN MICROCOMPUTER DESIGN

This paper by the designers of CMU-11 appears both in the module part and in this part on PDP-11 implementations. The Intel 3000 bit slice, herein called a Microcomputer (for Microprogrammed Processor), is used to interpret a PDP-11 ISP. The purpose of the design was to test the assertion that the bit-slice based arithmetic unit with register memory and microprogrammed control would simplify the design and construction of

Page 9 print date 12/15/77

processors. The 11 was selected as a target problem in order to avoid the temptation of changing the problem (11 processor) to fit the building blocks (the Intel 3000 processor). As such, the authors observed the awkwardness that ultimately resulted in lower (than desired) performance. In retrospect, the Intel 3000 has not become the standard bit-slice architecture that the AMD 2900 series has, but perhaps suffers from being one of the earliest. Detailed comparisons including a breakdown of the various parts of the processor design are given and compared with the LSI-11 and 11/40 designs in terms of performance and cost (IC count and number of control bits in the microprogrammed controller).

A key part of the investigation was to evaluate the computer aided design tools. The Stanford University Drawing System (SUDS) and the SAGE logic simulator were the key components. SAGE was predicated on being able to detect all the design and timing flaws prior to construction? The authors claim that 95% of the errors were detected by the simulation--and all errors were ultimately detectable once the simulation data or machine description was changed.

## DESIGN DECISIONS FOR THE PDP-11/60 MID-RANGE MINICOMPUTER

Unlike the reports from an architect's or reporter's viewpoint this chapter is a direct account of the design from the close proximity of the project. Because it is a mid-range machine, the 11/60 is a difficult design for the reasons of the designer characteristics, Chapter 00, page 00. The design is neither the lowest cost nor performs the highest of the 11s, but has to

be the right balance of features, price, and performance against criteria that are usually extremely vague.

Four interesting aspects of computer engineering are shown in the 11/60: the cache to reduce Unibus bandwidth; trace driven design of floating-point arithmetic; providing writeable control store; and increasing the reliability, availability and maintainability.

Whereas the Unibus had previously thought to be inadequate for high performance, the cache is used to unload the i/o traffic and provide high performance without the attendant cost\*. The work is based on Strecker's (Chapter 00). The study leading to determining the block size is given. The block size can only conveniently be one since additional traffic is generated by fetching multiple words which would tie up the Unibus with additional traffic.

The use of trace data to design the floating point arithmetic is described together with the resulting design. Note that the 11/60 performs roughly at 11/70 speeds with lower cost. The implementation of the two can be compared in the following table.

Table - Implementation of 11/60 and 11/70.

11/70 11/60

Base Pc x x \*Using Amdahl's constants, page 00, the reader might compute the bus bandwidth (for i/o traffic) and the address space needs for this speed processor given the cache and compare these needs with the Unibus.

| PDP-11 Glue 12/15/77<br>G. Bell |   |   | Page 11<br>print date 12/15/77 |
|---------------------------------|---|---|--------------------------------|
| Floating point                  | x | x |                                |
| Cache                           | x | x |                                |
| Memory management               | 0 | x |                                |
|                                 |   | M |                                |
|                                 |   |   |                                |
| Total                           | x | х |                                |

Microprogramming is used to provide both increased user-level capability and increased reliability, availability and maintainability. The large writeable control store option is described together with its use for data storage and various applications. This option has been recently used for emulating the PDP-8 with OS/8 operating systems.

A general discussion of microprogramming is also given, especially with respect to memory technology advances (see also Chapter 1, page 00). Other semiconductor technology improvements are described together with how they effect price and performance. It is interesting to note that the simple concept of tri-state logic\* had such a great effect on the design.

# Impact of Implementation Design Tradeoffs on Performance: The PDP-11, A Case Study

This chapter presents a most comprehensive comparison of the eight PDP-11 processor implementations. The work was carried out to investigate various design styles for a given problem--the interpretation of the PDP-11 ISP. Aside from any conclusions the tables give more insight into processor \*Ability to interconnect a number of subsystems together through a wired-or connection. implementations than is available from any single source we know. The usefulness of the data also comes from having an outside observer examine the machines and provide insight.

The tables include:

connection.

- A set of instruction use frequencies, by Strecker, for an operating system. The reader should note the frequencies do not reflect general purpose use, e.g., there are no arithmetic and floating point instructions;
- 2. Implementation cost (modules, ICs, control store widths) and performance (micro- and macro-instruction times) for each model; and
- 3. A canonical data path is posited for all 11 implementations, and each processor is presented and compared with it.

With this background data, a "top-down" model is built which explains the performance (macro-instruction time) of the various implementations in terms of the micro-instruction execution, and primary memory cycle time.

Since these two parameters don't fully explain (model) performance, a set of bottom-up factors must be introduced. These factors include various design techniques and the degree of processor overlap. We believe the fact that the problem is constrained should provide useful insight to both computer and general digital systems design. \*Ability to interconnect a number of subsystems together through a wired-or \_\_\_\_\_

## EVALUATION

# TURNING COUSINS INTO SISTERS: THE ROLE OF SOFTWARE IN SMOOTHING HARDWARE

Since FORTRAN is quite possibly the most often executed language for the PDP-11 and the one we intended that it execute, it is important to observe the 11 architecture as seen by the language processor--its user. The first FORTRAN compiler and object (run) time system are described together with the evolutionary extensions to improve performance. The FORTRAN IV+ compiler is only briefly discussed since its improvements are largely a matter of compiler optimization technology and are less relevant to the 11 architecture.

The chapter title overstates the problem since the five variations of the 11 ISP for floating point arithmetic are made to be compatible by providing what amounts to five separate object (run) time systems and a single compiler. This transparency is provided quite easily using a concept called threaded code. This concept appears to be a very simple interpreter for the PDP-11--and might not be called an interpreter by many. With threaded code, one 1-word instruction requiring two memory cycle times is executed each time the next high level operation code is to be interpreted, otherwise the processor is carrying out the desired op code. When a simple integer expression like A = A + 1, which occupies 2 memory words and requires 3 memory cycles to execute, is transformed into a threaded code version the program still only occupies 2 words, but instead requires 5
headel

although the not used ,

5

ente

dey exe

2

R

possible ulticien Page 14 print date 12/15/77

memory cycles to execute (nearly a factor of 2). For more complex operations requiring longer execution times, like floating point arithmetic, the overhead turns out to be quite low and the space utilization is quite good. Jim Bell discovered this technique and it has been used extensively for other compilers because the time and space overhead is so low. The ability to carry out the interpretation so elegantly was not part of the original design, but rather turned out to be possible based on the generality in the 11's indexing modes.

The first version of the FORTRAN machine constructed was a simple stack machine. As such, the execution times turned out to be quite long. By recognizing the special high use frequency cases (e.g., A = 0, A = A + 1, etc.) and by having better conventions for three-address operations to and from the stack, speedups of 1.3 and 2.0 for floating point and integers, respectively, were obtained when a more complex machine was constructed for the second version.

Since this paper is really on the construction of an extension to the 11 to execute FORTRAN, it is interesting to compare it with the FORTRAN IV+ machine which uses the floating point processor (11/45, 11/55, 11/60, 11/70). If the FORTRAN machine described in the paper is microprogrammed and made to operate at FPP speeds, the two machines turn out to operate at roughly the same speed and programs occupy roughly the same program space.

WHAT HAVE WE LEARNED FROM THE PDP-11?

This chapter is a substantially revised version<sup>\*</sup> of a paper written for the CMU Computer Science 10th Anniversary, September 1975. This paper was written to critique the original expository paper on the PDP-11 (Chapter 00) and to compare the actual with the predicted evolution. The four critical issues of technology, bus bandwidth (and PMS structure), address space and data-type evolutions are examined.

The first part of the chapter discusses how the technology is used as a basis for the evolution (something we did not understand when the machines were originally planned). The role of semiconductor memories is especially critical. The next section describes the evolution from the point of view of the various development projects and people. Some early (historical) design documents are introduced to further aid in understanding the design process.

The main section consists of: evaluating the Unibus, examining the cost-performance evolution, the ISP and discussing the organizational issues behind why multiprocessors haven't evolved. As a comparison, Chapter 00 on C.mmp describes the technical problems associated with multiprocessors.

The Unibus evolution is given and the case is made for its optimality. The Unibus has had greater longevity and use than any of the other DEC busses and compares favorably with the IBM I/O Channel Bus as a universal standrad of interconnection.

\*The paper is 50% longer. The introductary overview has been deleted (and is now placed in Chapter 1) and the sections on the 11/45 and 11/70 have been greatly expanded to include the perturbations due to the memory address and protection extensions. A detailed evolutionary model of the cost, and performance characteristics has been added. More historical facts are introduced, particularly as they effect the design of the extensions. Finally the basis (need) for the VAX/11 extension is discussed.

We try to provide a set of evolutionary cost-performance metrics so the 11 can be compared with the other machines (18-, 12- and 36-bit) in the book (Chapter 00, 01, and 02). Also, here we go into the unique problem the 11 has of designing a range of machines.

\_\_\_\_

Although an ISP evaluation is given, it is quite weak. By comparison, Chapter 00 by Brender, gives a useful evaluation of the architecture for FORTRAN execution. A complete section is given on the addressing extension beyond the 11/45 and 11/70 extensions which required a major perturbation in the form of the VAX/11 extensions.

The final section to the research community describes some general problems encountered in structure design and engineering, together with how solving them might be useful in subsequent designs. (This part has been expanded too.)

#### MULTIPROCESSOR

## THE RESEARCH COMPUTERS OF CARNEGIE-MELLON UNIVERSITY

These three multiprocessor computers which use the 11 as a basis were built at Carnegie-Mellon University to carry out various computer structures, operating system and application program computer engineering and computer science research.

The first computer, C.mmp, is a 16 processor (model 11/40's) system with 1

million words of shared primary memory. It was built to investigate the programming (and resulting performance) questions associated with having a large number of processors.

The second computer, Cm\*, is also discussed in the Modules Part as the modules that form Cm\* are LSI-11 computers. Cm\* evolution was based on the premise that ultimately, the smallest modular unit (i.e., ultimately all ICs) that would be used to build digital systems is the computer. With this premise, it is important to understand how to interconnect them contex physically, how to assign parts of the problem to the various computers and how to program them, conflet studies.

The C.vmp, for voting multiprocessor, was designed to investigate how a production microcomputer, the LSI-11, can be used to build a triplicating, voting high availability computer.

The goals of the first two are performance while the third uses multiple computers for redundancy and reliability. To this end, Fig. Perf shows the effect of using multiprocessors to execute various algorithms (More to come here!).

We believe that technology will force the evolution of computing structures to be along all three lines of multiprocessor computers: C.mmp-##for high performance, incremental performance and availability; less tightly coupled computers, Cm\*##for more ad hoc structures to handle specialized processing (e.g., front end, file, signal processing); and C.vmp--for high availability based on increased maintenance costs.

The technology force argument is based on history, near term technology and resulting price extrapolations. It and follows:

- The MOS technology is increasing in both speed and density faster than the technology (e.g., ECL) from which high performance machines is formed;
- The price per chip of the MOS one chip processors decreases at a substantially greater rate than low volume special designs due to the much higher volumes and very high design costs (for both designs);
- 3. For all intents and purposes, the processor cost of the low end is 0 relative to all other costs of the system! The resulting performance (in operations) per chip and cost per operation per chip are rapidly diverging from the high performance semiconductor technology which diversional high performance machines are formed.
- 4. Standards (in the semiconductor industry) for high volume products tend to form more quickly. For example, in the 18-bit microcomputer market, 1-type supplies about 50% of the market and 3-types supply over 90% of the market.
- 5. A 16-bit processor (-on-a-chip) with an acceptable (for the performance) address space and appropriate data-types is eminent. Such a commodity will form the basis for all future designs.

These factors product better (in terms of price and price/performance) computers at the low cost market end at a diverging rate compared with large scale computers. Furthermore, large scale applications have been slow to form since problems complexity increases more rapidly than program size. Therefore, most subsequent computers will be based on standard, high volume parts. For high performance machines, since processing power is available at 0 cost from a processor-on-a-chip based processors, large scale computing will come from arrays of processors, just as we build arrays of 16K bit ICs to form memory.

#### C.mmp--A Multi-Mini-Processor

C.mmp was motivated by the need for more computing power to solve speech recognition/signal processing problems and to understand the multiprocessor software problem. Until C.mmp, only one large, tightly coupled multiprocessor had been built--the Bell Laboratory's Safeguard Computer (BSTJ issue?).

The introductory section describes the economic and technical factors influencing multiprocessor feasibility and argues that it's important to embark on the research because of the timeliness. Various problems to be researched are given together with a discussion of particular design aspects. For example, since C.mmp is predicated on a common operating system there is degredation both due to memory contention when all the processors use the same memory block and since there are common synchronizing locks for parts of the software, degredation may occur when a

Page 20 print date 12/15/77

processor must idle and wait to enter common critical sections. The machine's theoretical performance due to memory processor interference is computed based on Strecker's (1971) work. In practice, memory interence was a problem resulting in poorer than expected performance because the memory was not built with low order address interleaving. This problem had to be solved by moving program segments of the memory. It should be noted that when the number of memory modules and processors become very large, the performance (as measured by the number of accesses to the memory by the processors) approaches the memory bandwidth (m/memory-cycle-time) x  $\theta/e$ . Thus, there is not a maximum limit on performance with infinite processors provided they are all not contending to access the same memory.

Although there is a discussion outlining the design direction of the operating system, Hydra, later descriptions should be read (list the references?? here). Since the 11's small address impaired use, 11/40s with microprogrammed writeable control stores were used to implement operating systems calls involving changing the segment base registers.

One of the most pleasant surprises of C.mmp was the ALGOL 68 implementation because it enables parallel programs to be specified. The result (see page 00) in terms of performance are quite encouraging! There are three basic approaches to effectively applying multiprocesors:

 having lots of independent work to do through multiprogrammed, timeshared and multiple independent computers;

Page 21 print date 12/15/77

- 2. having the compiler for a conventional language (e.g., FORTRAN) detect and compile statements that can be executed in parallel;
- introducing new primitives into the programming language (e.g., ALGOL
   so that algorithms for parallel execution are specified by the programmer.

Although C.mmp was only predicated on type 1 use, the ALGOL 68 implementation on C.mmp makes type 3 use possible (see?). permits program (type 3) to be written. The remets of some of thes programmy is shown in Fig. ?.

Cm\* is a system of high level modules, constructed of LSI-11 computers, which can be interconnected to form large computer structures. The Cm\* V work sponsored by NSF and ARPA are an extension of NSF sponsored research (Bell, etc. 1973) on register transfer modules. As LSI and (ULSI enable construction of the processor-on-a-chip, it is apparent that low level all but register transfer modules are passe! for the construction of low volume , specialized a complete industry will altimately dosign, contribute to and use a Although Everyone is using and contributing to the standard, computers. the research is predicated on structures employing a hundred or so conputer. processors, this chapter describes the culmination of the first ten processor phase.

A motivation of Cm\* is based on a diseconomy of scale for large computer (see page 00) introductions during 1975-1977. Computer modules (Cm\*), multiprocessors (C.mmp) and computer networks are described in terms of performance and

problem suitability to provide additional context for the research. The chapter gives a description of the modules structure, together with their associated and potential problems (research).

\_\_\_\_\_\_

The final, most important part of the chapter evaluates the performance of Cm\* for five different problems.

# <u>C.vmp: The Architecture and Implementation of a Fault Tolerant</u> <u>Multiprocessor</u>

C.vmp is a triplicated, voting multiprocessor designed to understand the difficulty (or ease) of using standard, off-the-shelf LSI-11s to provide greatly increased reliability. There is concern for increased reliability because systems are more complex, are used for more critical applications, and basic maintenance cost for all systems are increasing. Because the designers carry out and analyze the work, this chapter provides a great deal of insight into high reliability designs and design process--especially its evaluation. The system has operated for several months and the first phase of work is complete.

Several design goals are initially predicated and the work is carried out against the goals. Two of the more interesting goals include using off-the-shelf hardware and software with no modifications to the components.

The goal of software and hardware transparency turned out to be easier then expected

Page 23 print date 12/15/77

because of an idiosyncrasy of the floppy controller. This controller operates on a word-at-a-time transfer from a one-sector buffer after a sector is transferred--thus voting is carried out at a very low level (i.e., as bus transfers are made). It is unclear how the system would have been designed without this type of controller, but as a minimum, some form of software transparency goal would have been violated together with a significant controller modification.

A number of models are given by which the design is evaluated. Various component reliabilities are used and the reader should get a great deal of insight into the factors contributing to reliability. It should be noted that a special hardware voter is needed in order to build a marketable C.vmp. While the intent of C.vmp is not a product, it does provide much of the insight for such a product.

original PDP-11 description A New # Architecture for Minicomputers-The DEC PDP-11 somewhat It is quite anticlamactic to discuss this paper here because the what Chapter 00 explicitly discusses the subject what We Have Learned From About the PDP-11. V Nevert A sigini might that The reader should note that the defi various definitions of micro,

and the first 11 glue

Definitions of computer classes into micro, mini and midi and thees se correspond those of quite closely to the claseses siven in Chapter 1 . ev despite despite -ace (1969).

the fact the definitions were made in 1969 and we have not tried to makee the

two definitosn coincide.

The purpose of the paper was threefold: to sive the architecture of the

PDP-11 as it was first

## (11/20)

or even fully considered

proposed 4; to d specifically describe the first implementation of the

11/20 (in at a time when the whole architecture had not been worked out; and

to sently show what extensions were possible and might like is follow (even though

the a extensions were not even i at the proposal stage).

Although we comment in ches on the disparity between the predicted some of the important seasons are and actual evoution of the 11 in Chaptery 00, it is worth of note simply noting

that there wer why the two herer why the two

are different. Simply, 1. Let notion of designing with imporved technology (and famil especially for a family

in view of the family ranse, was not understood. ( t The evolutionary notion is siven

posited in a paper It is

bandmeth proved incidentifie for a page in & 1572 (Bell, chen, Rege/972) 2. The Unibus save out as a single bu for all communications at the high and

low end designs. J Whereas, the chapter this caper posits a multiprocesor, the

structur and mo especially multiple Unibustes, this precise form did not materialisze. The cache strucuter did a develope and hendce the UNibus is can still be shown to be adequate for even substantially

The & bandwidth

has subsequently shown to be adequate ). interms of 11/0 for all but the largest configuration when a cache is attached to the

processor as in the 11/60 (see chapter 00).

Note the effect of a 90% cache but rate is to reduce the the number of

standard by the

U.S. Defense Department

access to Mp via the unibus by a

evolve.

Filtas

factor of ten!

higher performance machines when a cache is employed

memory 3. The address space was too small.

4. The particular data-type extensions weren't predicted. While we floating point data was discussed, the character string and decimal operations weren't described. these later data detupes evenlved in didn't exist at the tim response to market need (and Cobol) which DEC wasn't in at the time the machine was designed.

correct and

We have made a maxior chanse in the priginal One final appendicks to { the es chapter by removing the ISP description and replacing it wasn't with and a complete (memory managent and floaty point) ISPS des ac the and ISPS description of that was wood used in when the as a Computer Family Architecture (CFA)

the

605 11 was evaluated by sroup for standard izgation in the CFA. This descripton also includes the floating point and memour management extensions.

It show

Cache Memories For PDP-11 Family Computers Chapter OO by 10 dans a three exposition. Strecker & charter is siven for included & for two reasons: it is a clear description of the cache memory to design parameter and. p about the cleares t explanation of the cache meory that we would structure beliieve exists; it describes the parameters from a designer computer designers standpoint since the cache is As such the cache is the basis of a number of products systems described here the parter DV fast PDP-8 (chapter 00), the 11/60 (chapter 00) and the 11/70 (page 000); and the KL10 (chapter 00); the methodu- design nethodolosy of the openish for corrying out the is well done --Assign (1) of it is sood ensineering Fractice; ; and finally the paper is well-written--in fact, it received the awarrd for the Best Paper at the Third Computer Architecture Conference at which it was presented. In this latter resard, it is rare, In all these resards it is rare to find sty A combination of these three attributes: relevancy, s a good engn and example STALL provides a clear exposition, while of good Thas Mus since with illustrating good engeeineering and also being 50 really rare. Therefore we also publish it that we would publish it singly is well-written is a It should be noted that it, as early to convert date on the program's track yo collect date, on the and an example word track in to to serve as a encouragement for those who should r wirte (explain) - explain interpret Labor Love d expose, underst and and describe their works, and bit , permits the PRON er at atime The explanastion is quite clear (and n together with . The subtelties was early of a design for working wi w with an operating system environment The 11/60, also used the same (closter 00). structure The design process is implicit in the way the work is carried out to determine the parameters. The relevant parameters are tried, and sensitivty plots (runs ) are made to determine wht effect of each parameter on the desing. One of the important parameters, the time between interrupts (or changes - the best of is both unique and of context is especially important, To our knowledge, this is the only recessary for malli any real time or work that deals wi specifically with htis issue. There is a The The paper on the PDP-8 cache should be preused too, because together multiprogrammed system. Seorge they have nearly all the design parameters. In the case of the PDP-8, the case cashe (chapter 00 ) shows th effect of segmenting the cache for instructions and data are is examined.

I in the originaly w

Chapters )) and this chapter give different measures for

Performance

While The PDP-8 chapter discusses then performance for a particulary and design, the performance numbers are in absolutes. Since this work is Strecher gues to more seneral the performance evaluation if in terms of the mais rac ratio. Cache miss varios.

performance measures are related (Lee, 1969) in the

The two indice may be come compareed ed by the observing the following (122

the relative execution speeds are:

Speedup = 
$$P[R]/(p+mR) = R/(1+(m/p)R)$$
  
 $a = miss rutio = m/p$ 

Therefore

A Minicomputer-Compatible Microcomputer System: 1/ DEC LSI-11 The LSI-11 This chapter as the first of a the implementation section on the various implementations, Altho It was written from He. a user view knowledsemable user viewpointe as S Sev Sebern ws was not o Bii Bill Roberts of then of Western Disits The paper has none Although the paper is a descriptive narriative of the design from 🗶 chips, boards and backplane levels, it has none of the insight that lacks the insid design some insight that wone might set from Pohlmm, Teitelbaum one of the designers (Rogberts, Zoha or Dickman) An account of the chip-level available des design is given in by roberts ( Soha ) and Pohlman, 1974) (MJ please ask Dickman or Teicher for a copy of this paper or find out if Roberts wrote a paper form the 74 Nerem Record Part 2 in Oct. 74) Since it the design was done at Western Disital Corporation, it was a relatively general pupper paicespran computer design that could be used to emulate any computers . When DEC APEC started working with them for use # the interpretation of the 11 ISP, the took design besan to take on more of the strucutre of an 11. " the paper

The

Two design levels are described: the chips an micro microprogrammed the li computer as it is used to interpret j ISP , and the

he set particular PMS components as they are packased on a board and integrated into a backpelane to form the basis of a hardware system. It is interesting to note that the se the board subtelties The subtelties of the board structure are not designed d is not Module level described. The initial design were predicated on a quad-sized form

factor which and plussing into a conventional backplane. The

at wester Digital or DEC.

(Dickman, Olsen, or Mike Teitelbaum) Lloyd

by Roberts, Ro Zoha, and Pohlman

Sebern points out an between the One very interesting tradeoff, is in all observed as in the come of microprogramming to carry out the functions that are normally done with hardware; clock time clock, the hardware; clock time clock, the normalized and mandem access seniconductor Mos memory; and power fail control.

The alternative, more bounded designs that are typical of other microcomputers is not described. However I should

be noted that in order to get more reduced cost, such asystem, seen like the modules are shown in on pase 00. May the Since there was not VT78, has evolved and will eventually be marketed forming special ICs beyond the 3 chips from which the processor was formedy options modele. The interconnection formy the tended to be relatively large and often occupied a full guad. For options Q Bas LST-11 Bus in the pinis, or a bo vie, a that were greater than a guad size, a an ingenious packaging scheme was for providing interconnection points on the extra half of the moudle used double size. which was not used as a the LSI-11 Bus, (also known as a Q Bus, This a rermentted permuted " Fig. multiple & board , complex options (e.s. a disk controller) to be pakasped as a single - except the second half of option with no interconneciton between the boards. As the level of the board. bus int it we besan to build special ortions of interface to the Bus, the to occupy a double module average sixwe of the option sizes began & decrease so that a only a sigle double is now t board is needed fo the interface. This sytem -besan to be known as the LSI-11/#2. Aset A backplane system with modules is shown in Fis. LSI-11/2. The ostight are options available for the two systems are! shown in Table have evolved as shown in Table LST-110ptins Table LSI-11 Options Teichen to supply The effect of LSI-11 is to provide additional applications as because it is available at a new lower level we discuss in Chapter 1, page 00.

Using LSI Processor Bit-Slices to Build a PDP-11--A Case Study in Microcomputer Design implementations by the designers of CMU-11 This paper appears both in the moughe section and part and in this part on PDP-11's.

Two Here, the Intel 3000 bit chipe bit slice, ap IC is used, herein called a Microcomputer to interpret a PDP-11 ISP. (for Microprosrammed Proceessor) The purpose of the design was to test the assertion of semiconductor based, the microp bit-slice g arithmetic unit / with -manufacturers to that -with resister memory and microprogrammed control would simply It is worthy to note the design of and construction of processors. that In retrospect, this the Intel 3000 has not become a standard a bit-slice architecture, but is perheas suffers from being by the one of the earliest, and as such the current de facto standard architecture, A American Micro by AMD has become hte standard. Since the three authorst are also the proinciple desingers, the there is a great deal of insight into the design, \_\_\_\_\_ It shoul There are and including a breakdown of de detailed comparisons about the various parts of the processor design and are given these are compared just the 14 LSI-114 and the 11/40 designs in performance and cost ther teer terms of this (IC could' number of control bits and in the the microprogrammed controller) and performance A key part of the initial design goal investisa ition of the

r project originaishelly was to to evaluate the computer aided design tools available a to assist in the design. Here, the Standford University Drawing Systesm (SUDS) and the SAGE Logic simulator were the key want components. The purpose of the design was to evaluate whetrher SAGE could detect all the desing flasws prior to and timing flawss prior to construction and in fact, the authors claim that 95%, were detected by the similation - and all errors were ultimately of the enors AMD 2900 Ses

as a target problem The 11 was selected in order to word the temptation of changing the problem (processor) to fit the building blocks (the Inel 2000 prouser). as such, He authors observed the awkwordness that ultimately remeted in lower ( than doss de sired) performance,

now the AMD 2900 series)

was predicated on being able to

defector once the simulation data or site marking Design Decisons for the PDP-11/6 Mid-Range Minicompputer

This In this Pa This paper is a stratt direct accout of the the design from the close proximity of the project, an anligke sever several chapter reporteris desde descriptive viewpoint of the papers that reports from an architect's or , the cache Menteus - Four interesting aspects of compute engineery to reduce Unitins Several sood design principles are shown in the 11/60% Whereas the It shows Unibus hasd previously thought to be inadequte for high performance, the cache is used to unload the 1/0 traffic and provide high performance without without - is based on strecher's The use of the Strecker work on model lines determiny the the attendant cost. The charter 00. bloch Like the PRD-8, the My block size cache performance is buit built on. one addition can only conveniently be I since undue traffic would be b senerated by given. multiple fetchins two words and thereby tying up the Unibus for teb additional traffic.

Like all mid ranse designs+ the 11/60 is a df difficult design as for the 01 althe reasons we disuess when we talk about the designer charactersitics , lowest cost in Chapter 00, page 00. The desing is neithr the cheaperst or s performs the most, but has to be the right balance of featurs, price, and performance asainst criteria that are usually extrememly vasue.

The use of trace data to design the floating point artithmetic is defined. described good together with a shetchy view of the Here. It should be noted that the the resulty design the resulty design

11/20

x

11/60 performs poor roughly at 11/70 speedes for a p processor floating

point p cost of of x boards versus y boards and a an overall

reliability, a vailability

and maintainability

bandwidth; trace-driven design A fre floating - point h andhmetric; koch providig writeakle size is contral store; and increasing the Gelial

Because it is a mid-range machine

11/60 Buse Pc × Floaty Pond

Cache

(This study is shown, described,

Memory Manufart O X Total × Xa RA givened discussion of microprogrammy is also quer, especially The third innovation that is char The third aspect of the design that is carried forward to the user levle with respect to is micro user microporgramming using a writeable control store the memory the micro is used to Microprogramming is discussed asjet providing both advances chorter) technology increased user-level capability with the other the writeable control store option a used and increased reliability, and availability and maintainability. / Since a large, The write able control store option is described. and data storage. This option has been need for carry emulating & PDP-8 RIS with RT 05/8 Graty Syst operating system. In The other semiconductor technology improvements are described togt together with their use how they effect price and performance. It is interesting to note that the simple concept of tri-state logic \* had sor such a great effect on the design.

\* Ability to dot wire interconnect a number of subsystems together through a wired or connection,

Turning Sigters in Cousins into Sisters: The Role of Software in Smoot Mahins Hardware Differences

and the one we

intended that it

lyecute

Since Fortran is the guite possibles the most often executed language observe The for the PDP-11, it is important to have this a d disc discussion of the archit 11 - its user, architiecture das seein by the lansage processor. On hie other hand, since the we designed the 11 f to be able to execute Fortana p easily, this paper also provided a critique of the 11 for the this ind intended function. The original Fortran com first Fortran compiler are and evolutionary ( run) object time system are described, together with the extensions (evolution to) to imporve performance. The Fortran & IV+ compiler is only briefly discussed, # since it the im its imporvementates are largely a note matter of compiler and optimization technology and have are less relevant to the are architecture 11.

The One of the problems

The title is not completely accurate, because it

The chapter title overstates the probleme as it turned some out quite easy to have the variations of the five of the 11 ISP and for that dealt with floating point arithmetic be compatible d-by providing - are made to what amounts to see five severate object (run) time systems and a B single compiler because. This transparency comes about because a simply concept called threaded code is used to provide what is a very simple interpreter for the PDP-11, -- and might not be called a interpreter - requiring two memory cycle Tems with threaded code, one 1word since only 1 instruction is executed per transfer of control pa wsua. for each one two memory cycle instruction is executed each time the next subrouting e is operation code to be interpreted is siven. A Thuse for a simple integer expression like AtAtt A=A+1, which reques can be exec occupies two memory words and takes 3 memory cycles to

execute is interpreted transformed into ist its threaded code version, (nearly a factor of 2) program still only occupies 2 words, but instead requires the 5 memory cycles to execute. Since I C. Since, in the early machien time and span because the overhead is so low Jim Bell see discovered this technique and it has been used extensively for other compilers, but the ability to carry out the interpretation so elegantly was not part of the a origitnal design, but rather turned based on 1115 to be possible from the semiality provided in the indexing modes. qtu For lonser operations such as o requireylonser execution times, the like floating point arithmetic, the overhead turns out of be quite trivial. Low and the space utilization is quit The first version of the Fortan machine constructed whas a simple stack mes machine. As such, the execution time turned out to be quite long. By recod recognizing -observing the special cases (es A=0, A=A+1, etc) and having better conventions for three-address operaritons to stark and from the stack, speedups of ab serve obtained 1.3 and 2.0 were obs os observed when a more complex machine was constructed in for the -for & floaty part and integers, -th second version. respectively The finale of the paper descr compa Since Since this paper is really on the construction of an alternative extension to shell machine to in excecute Fortran, it is interesting to note that compare it with in the final comparison the Fortan IV+ machine which uses the Floating Point (11/45, 11/55, 11/60, 11/70). The two takes have the same Processor tuner out to be roushils the same speed and have the same program space efficiency assuming the that occurs the same number of words as a machie microprogrammed to interpret the evolved gwen the cache and compare the see weeks. bus bandwidt Fortran machine described in the paper is microprogrammed . \* the reader might compute the bus bandwidth induced needed (for ito traffic) for with this speed processor and the address space meded based and the address space needs

What Have We Learned From the PDP-11?

d

This chapter was originally written for the CMU 10th anniversary Computer Science \$950 10th anniversary, September 1975. in the summer of 1975. The cp chrater This a. In content, ttt This chapter is a substantially revised version of a paper written The poper is 50% longer. The ins introductings overview has been deleted (and is now placed in Chapter 1), the section on the 11/45 and 12 11/70 have been # sreatly - due to expanded to include the a major perturbations of the memory addressing and protection. extensions; and there has been a section added which sives a bit more the A detailed extensive of evaluation of the performance evolution of the machine in of the has been added. More historical terms of cost, & and performance on characteristics is facts are introduced, particularly The original paper was intended to be a criticate of the original as they effect the disign of The 14TT extensions. Finally expositorypaper on the PDP-11 (chapter 00) and to show how the actual the basis (need) for VAX/11 compare the actual evolution with the predicted evolution. It does this generate is discussed. with respect to The four critical somes of + as described o earlier in pas on page 00, adn it sives an elaborate comparision of the differences especially vis avis the issue of muliprocesors. The first part of the chapter A section driscusses the use of te how the technolosy is used by as a basis technology evolution, bus sandurdthy address space for the evolution (somethins we did not understand when the # planned evolution (and PMS structure) The evolution f the Unibussem is siven machies were orisinally designed. (2) and data-type evolutions busses is givein and the case is made for the Unibus optimatlity. Certainly the evour described Unibs has had sreater lonsevitty and use than any of the other DEC busses examined, and compares favorables with the IBM Whe ITO Channel 1509 Bus as a universal

the next A section de describes the aspects of the evol evolution of the from the point of

standard of interconnection.

view of the reorle who led the various projects development) toasether with how the interactor and people. Some early historical documents are introduced as further to fatteryt further an understanding of the

Althoush a section is given on the ISP is given, it is quite weak and the Chapter 00 by Gives a Brender, si far moreuseful in terms of the evluation of the architecture. Some for Fortran giventer

The find some enconteed in The find section describes some of the seneral problems in d computer structures and design and ensineering, together with how these might be useful in to a s research problems to solve subsequent designs.

& The main part of the paper co depter () consists on of evaluaty: The Unibus, examing cost the cost-performance evolution, the art the ISP and asking why millipeorensons have devolved.

(We try to provide acting a set of evolutionagy cost performance 36-61) metrics so the 11 can be compared with the other machines in the book (chapter 00,01, 02 (PB), also here we go into the toto unique problem the 11 has of designing a range of machines.

(5) a complete section is given on the problems addressing & externor beyond the 11/45 and 11/70 extension as which caused required a, major perturbation in the form of VAX/11 extension.

#### PDP-11 GLUE 12/16/77

evolution of the could This part ean stand alone as a book on the/PDP-11 computer structure rely evolution, although it relies on the conceptual framework of Chapter 1, and the ISPS language description given in appendix 00. The 11 has evolved quite differently than the other computers in this book, and as such provides an independent and interesting story. The factors that have they have generated created the machines are clearly market and technology based; generating a (ten) large number (Yen) of different implementations over its relatively short are multiple implementations spanning a performance range eight (seven-year) lifetime. Because there ( is an expanding range of machines at the same points in time, the PDP-11 finder & which did not occur in the evolutions of versus time/provides problems and insight in addition to/the traditional machines mini (8 Family); the best cost/performance/(18-bit), and the high machines performance less than \$500K (the DECsystem 10). The 11 designs cover a 50031 range of a factor of 500 in system price (\$500 to \$250,000) and 500 lin memory size (4 Kwords to 2 Mwords).

The part is divided into five sections, consisting of:

#### 1. Introduction.

This first chapter (00) published when the 11 was announced introduces the architecture, gives its goals, and predicts how it might evolve. The family notion is quite strong, although not specific. Chapter 00, What Have We Learned From PDP-11, might be read next in order to get the broadest overview, and best immediate critique of the 11 evolution.

Page 2 print date 12/16/77

2. Conceptual Basis.

This section contains two papers 3 that combined with Chapter 90, form some of the conceptual basis for the models. Strecker, Chapter 00, describes the cache memory mechanism for building high performance models (specifically the 11/70). Levy describes the intercommunication problem among physical components and how busses carry out this task.

3. Implementations.

went have

implementation

new line

Of the four chapters, three are on specific implementations (LSI-11, CMU-11 and 11/60) and the fourth (Chapter 00) is a study of all models. This latter chapter provides details of the various implementations together with how the designs fit a conceptual model.

4. Evaluation. √Chapter 00 evaluates the 11 as a machine for executing
FORTRAN. What We Have Learned From PDP-11, Chapter 00 discusses all
aspects of the popertial aspects of the period of the productory Chapter (00).
5. ∨A×-11

5. VAX-11 This paper, by the architect of VAX-11, discusses the new architecture and its first implementation, the VAX-11/780.

6. The multiprocessor research computers of Carnegie-Mellon University. Three multiprocessors: C.mmp (Chapter 00), Cm\* (Chapter 00) and C.vmp (Chapter 00) give examples of a 16-processor multiprocessor, a set of computer modules based on LSI-11, and a triplicated, voting multiprocessor computer for high reliability.

A NEW ARCHITECTURE FOR MINICOMPUTERS -- THE DEC PDP-11

PDP-11 Glue 12/15/77 Page 3 G. Bell print date 12/16/77

It is somewhat anticlimactic to discuss this original PDP-11 description here because Chapter 00 explicitly discusses "What We Have Learned from the PDP-11". The purpose of the chapter was originally threefold: to give the PMS and ISP architecture of the PDP-11 as it was first proposed to describe the first (11/20) implementation at a time when the whole architecture had not been worked out or even fully considered; and to show possible This was attempted extensions.

The reader might note that the computer class definitions (given in 1970) have stood the test of time for they of micro, mini and midi/correspond quite closely to those of Chapter 1. The major reasons (elaborated upon in chapter 00) for Although we comment on the disparity between the predicted and actual evolution in Chapter 00, some of the important reasons are:

- 1. The notion of designing with improved technology especially for a came laker and It came in 1970 family, was not understood then. This understanding/was put forth in a paper in 1972 (Bell, Chen, Rege).
- most 2. The Unibus bandwidth proved unacceptable for all communications at the Although very high and low end designs. Whereas, this chapter posits a Sor high end designs , this exact multiprocessor and multiple Unibusses this precise structure did not servis chapter elaborates on the bus evolution. evolve as a standard. The bandwidth has subsequently been shown to be adequate for all but the largest configurations when a cache is attached to the processor as in the 11/60 (see Chapter 00). Note the sure points effect of a 90% cache hit rate is to reduce the number of access to primary memory via the Unibus by a factor of ten!

delete,

but make

are made in Levy

| PDP-11 Glue 12/15/77 | nrint | Page 4        |
|----------------------|-------|---------------|
| G. Dell              | princ | uace 12/10/11 |
|                      |       |               |
| physical             |       |               |

3. The memory address space was too small.

4. The particular data-type extensions were predicted. While floating and head point data/was discussed, the character string and decimal operations

were be described. These data types evolved in response to market need factors which did not exist in 1970. fand COBOLS which didn't exist for DEC at the time the machine was

not

designed.

We have made a major change in the chapter by removing the original ISP description and replacing it with a correct and complete (memory management given in Appendix & of the book. and floating point) ISPS description that was used when the 11 was evaluated as a Computer Family Architecture (CFA) standard by the U. S. Defense Department.

## CACHE MEMORIES FOR PDP-11 FAMILY COMPUTERS

Chapter 00 by Strecker is included for four reasons: it is a clear exposition of the cache memory structure and its design parameters; the cache is the basis of the fast PDP-8 (Chapter 00), the 11/60 (Chapter 00) the 11/70 (page 00), and the KL10 (Chapter 00); the design methodology is well done--it is ogood engineering; and finally, the paper is well-written --in fact, it received the award for the Best Paper at the Third Computer Architecture Conference at which it was presented. Thus, since a relevant paper that provides a clear exposition, while illustrating good engineering and being well-written, is so rare we also publish it simply to serve as an encouragement and an example for those who should

PDP-11 Glue 12/15/77 Page 5 G. Bell print date 12/16/77 understand and describe their work \_\_\_\_\_ such well-written papers are only too rare. cache in which The design process is implicit in the way/the work is carried out to determine the structure parameters. It should be noted that it was easy to in the PS word collect data statistics about the program behavior since the trace bit/, To permits the 11 to interpret itself on a one at a time basis. The relevant sensitivity plots (runs) are made to determine the effect of each parameter on the design. In the/11/60, Mudge (Chapter 00) uses Strecker's program traces and methodology. V One of the important parameters to understand is the time between changes of context. To the best of our knowledge this study is unique. This understanding is important because) all real time and multiprogrammed systems have many context switches, The PDP-8 cache design (Chapter 00) shows the effect of segmenting the cache for instructions and data. The PDP-8 chapter discusses the performance for a particular design, and the performance numbers are in terms of a speed-up factor. Strecker gives the performance evaluation in terms of cache miss whereas the & data are in turns of a speed up kactor. There two The/performance measures, see Fig. Cachespeed, are related (Lee, ratios! 1969) in the following way (assuming an infinitely fast processor):

KL10

diffees

strene !!

typically 3 to 10

A cache design for a PDP-8 Belt et al, 1974 in hodinchich to Part II. Two differences from to summarized in The study shows the effect of plata whereas the 11 does not. \* and rons gerence is that

Page 6 print date 12/16/77

the relative execution speeds are:

\_\_\_\_\_

t(no cache) = pRt(to cache) = p + mR

speedup = pR/(p + mR) = R/(1 + (m/p) R) = a = miss ratio = m/p

therefore

speedup = R/(1 + aR) = 1/(a + 1/R)

note that if a = 0 (100% hit), the speedup is R; while if a = 1 (100% miss), the speedup is R/(1 + R), i.e.,

the speedup is less than 1 (i.e., time to

reference both memories)

## IMPLEMENTATIONS

A MINICOMPUTER-COMPATIBLE MICROCOMPUTER SYSTEM: THE DEC LSI-11

|   | This first chapter of the implementation section was written from the vumper | Ŧ |
|---|--|---|
| J | a knowledgeable user viewpoint. Although the paper is a descriptive          |   |
|   | narrative about the design of the chips, boards and backplane levels, it     |   |
|   | lacks insight that the designers at Western Digital or DEC (Duane Dickhut,   |   |
|   | Lloyd Dickman, Rich Olsen, or Mike Titelbaum) might have provided. (An       |   |
|   | account of the chip-level design is available (Soha and Pohlman, 1974).      |   |

PDP-11 Glue 12/15/77 Page 7 G. Bell print date 12/16/77

The design was done at Western Digital by Roberts, Soha, and Pohlman as a relatively general purpose microprogrammed computer that could be used to the designers to effect emulate many computers. When DEC started working with them for interpretation of the 11 ISP, the design took on more of the 11 structure. Two design levels are described in the paper: the 3 chip microprogrammed computer as it is used to interpret the 11 ISP, and the particular PMSmodule level components as they are integrated into a backplane to form a hardware system. Sebern points out the microprogramming tradeoff that took Cunctions place between the chip and module levels to carry out/normally/hardware : functionate the time clock, the console, refreshing dynamic random access

MOS memory, and power fail control. The RXTII is an integrated system containing an LSI-II chipset, 32 Kwords of connectors for six ETA integrates and a controller for two floppy disk drives. where used - to implement the same functionality using standbrok LSI-II mode would have been used. [GS: Not announced wet - probably haven] The subtleties and uniqueness of the module structure are not described, were used 175 LC's 375 i.c. 5 m nor are the design alternatives. For example, the alternative, bounded design that is typical of one board microcomputers was considered, though Nowever ga not described. #/lower-cost one-board system, like the VT78, (page 00) has for the LSI-11 evolved and is shown in Fig. KXT14. The initial module-level design was predicated on a quad-sized form factor and plugged into a conventional backplane. The modules are shown on page 00. Since there were not special ICs beyond the 3 chip processor, options tended to be relatively large and often occupied a full quad module. For options that were greater than a devised. It provided quad size, an ingenious packaging scheme was used for providing interconnection points on the extra half of the module (a double sized module) which was not used as the LSI-11 Bus (requires a double sized module). This permitted multiple board, complex options [e.g., a disk controller) to be packaged as a single option with no interconnection

Page 8 print date 12/16/77

between the boards except<sub>A</sub> the second half of the quad board. As DEC began to build special ICs to interface to the bus, the option sizes <del>began to</del> decrease (to occupy a double module. This system is now known as the LSI-11/2. A backplane system with modules is shown in Fig. LSI-11/2. The options available for the two systems have evolved as shown in Table LSI-11 Options.

Table LSI-11 Options

[Teicher to supply]

The effect of a lower cost LSI-11 system is to provide additional applications as we discuss in Chapter 1, page 00.

# USING LSI PROCESSOR BIT-SLICES TO BUILD A PDP-11--A CASE STUDY IN MICROCOMPUTER DESIGN

This paper by the designers of CMU-11 appears both in the module part and in this part on PDP-11 implementations. The Intel 3000 bit slice, herein called a Microcomputer (for Microprogrammed Processor), is used to interpret a PDP-11 ISP. The purpose of the design was to test the assertion that the bit-slice based arithmetic unit with register memory and microprogrammed control would simplify the design and construction of processors. The 11 was selected as a target problem in order to avoid the temptation of changing the problem (11-processor) to fit the building blocks (the Intel 3000 processor). As such, the authors observed the awkwardness that ultimately resulted in lower (than desired) performance.

Page 9 print date 12/16/77

In retrospect, the Intel 3000 has not become the standard bit-slice architecture that the AMD 2900 series has; but perhaps suffered from being one of the earliest. Detailed comparisons including a breakdown of the various parts of the processor design are given and compared with the LSI-11 and 11/40 designs in terms of performance and cost (IC count and number of control bits in the microprogrammed controller).

A key part of the investigation was to evaluate the computer-aided-design tools. The Stanford University Drawing System (SUDS) and the SAGE logic simulator were the second components. SAGE was predicated on being able to detect all the design and timing flaws prior to construction. The authors claim that 95% of the errors were detected by the simulation-and all errors were ultimately detectable once the simulation data or machine description was changed. The movie of a different sum mea to find worst-case conditions.

# DESIGN DECISIONS FOR THE PDP-11/60 MID-RANGE MINICOMPUTER

Unlike the reports from an architect's or reporter's viewpoint this chapter is a direct account of the design from the close proximity of the project. Mid-range machines is a inherently difficult design for the Because it is a mid-range machine, the 11/60 is a difficult design for the reasons of the designer characteristics; Chapter 00, page 00. The design As neither the lowest cost nor performs the highest of the 11s, but has to be the right balance of features, price, and performance against criteria that are usually extremely vague.

Four interesting aspects of computer engineering are shown in the 11/60:

Page 10 print date 12/16/77

the cache to reduce Unibus bandwidth; trace-driven design of floating-point arithmetic, providing writeable control store; and increasing the reliability, availability and maintainability.

Whereas the Unibus had previously thought to be inadequate for high performance, the cache is used to unload the i/o traffic and provide high of the cache is used to unload the i/o traffic and provide high cache. performance without the attendant cost\*. The work is based on Strecker's (Chapter 00). The study leading to determining the block size is given. The block size can only conveniently be one since additional traffic is generated by fetching multiple words which would tie up the Unibus with additional traffic.

The use of trace data to design the floating point arithmetic is described together with the resulting design. Note that the 11/60 performs roughly durt at at 11/70 speeds with lower cost. The implementation of the two can be compared in the following table.

Table - Implementation of 11/60 and 11/70 ( count of printed circuit boards)

11/60 11/70

5

10

Base Pc Floating point

Memory management

Cache

8 [CM; check 11/70 Sys Manual]

\*Using Amdahl's constants, page 00, the reader might compute the bus bandwidth (for i/o traffic) and the address space needs for this speed processor given the cache and compare these needs with the Unibus. [CM: we should do this for all models in "what we've learned" chapter].

18

PDP-11 Glue 12/15/77 Page 11 G. Bell print date 12/16/77

Total XIO X 18

Microprogramming is used to provide both increased user-level capability and increased reliability, availability and maintainability. The large writeable control store option is described together with its use for data storage and various applications. This option has been recently used for emulating the PDP-8 with OS/8 operating system slevel.

A general discussion of microprogramming is also given, especially with respect to memory technology advances (see also Chapter 1, page 00). Other semiconductor technology improvements are described together with how they affect price and performance. It is interesting to note that the simple concept of tri-state logic\* had such a great effect on the design.

<u>Impact of Implementation Design Tradeoffs on Performance: The PDP-11, A</u> <u>Case Study</u>

This chapter presents a most comprehensive comparison of the eight PDP-11processor implementations. The work was carried out to investigate various design styles for a given problem--the interpretation of the PDP-11 ISP. Aside from any conclusions The tables give more insight into processor implementations than is available from any single source we know. The usefulness of the data also comes from having an outside observer examine the machines and provide insight.

The tables include:

\*Ability to interconnect a number of subsystems together through a wired-or connection.

PDP-11 Glue 12/15/77 Page 12 G. Bell Print date 12/16/77 1. a set of instruction use frequencies, by Strecker, for an operatingsystem. The reader should note the frequencies do not reflect general all mes purpose use, e.g., there are no arithmetic and floating point

instructions, nor has operating system code been analyzed.

2. implementation cost (modules, ICs, control store widths) and performance (micro- and macro-instruction times) for each model; and

3. a canonical data path for all 11 implementations, and each processor is presented and compared with it.

With this background data, a "top-down" model is built which explains the performance (macro-instruction time) of the various implementations in terms of the micro-instruction execution, and primary memory cycle time.

Since these two parameters don't fully explain model performance, a set of bottom-up factors must be introduced. These factors include various design techniques and the degree of processor overlap. We believe the fact alyuis of a constrained that the problem is constrained should provide useful insight to both

computer and general-digital-systems design 2/5.

#### EVALUATION

TURNING COUSINS INTO SISTERS: THE ROLE OF SOFTWARE IN SMOOTHING HARDWARE

\*Ability to interconnect a number of subsystems together through a wired-or connection.

Page 13 print date 12/16/77

Since FORTRAN is quite possibly the most often executed language for the PDP-11 and the one we intended that it execute, it is important to observe the 11 architecture as seen by the language processor--its user. The first FORTRAN compiler and object (run) time system are described together with the evolutionary extensions to improve performance. The FORTRAN IV4-PLUS compiler is only briefly discussed since its improvements are largely a due to matter of compiler optimization technology and are less relevant to the 11 architecture.

compatibility The chapter title overstates the /problem since the five variations of the 11 ISP for floating point arithmetic are made to be compatible by/providing nounts to five separate object (run) time systems and a single compiler. This transparency is provided quite easily using a concept called threaded code. This concept appears to be a very simple interpreter for the PDP-11--and might not be called an interpreter by many. With threaded code, one 1-word instruction requiring two memory cycle times is executed each time the next high level operation code is to be interpreted, otherwise the processor is carrying out the desired op code. When a simple integer expression like  $\not = \not + 1$ , which occupies 2 memory words and requires 3 memory cycles to execute, is transformed into a threaded code version the program still only occupies 2 words, but instead requires 5 memory cycles to execute (nearly a factor of 2). For more complex operations requiring longer execution times, like floating point arithmetic, the overhead turns out to be quite low and the space utilization is quite good. Although not used, It is possible to move this is not done. efficiently between threaded and directly executed code, Jim Bell

\*Ability to interconnect a number of subsystems together through a wired-or connection.
PDP-11 Glue 12/15/77 G. Bell Print date 12/16/77 discovered this technique and it has been used extensively for other of its low compilers because the time and space overhead is so low. The ability to carry out the interpretation so elegantly was not part of the original (DP-1) design, but rather turned out to be possible based on the generality in the 11's indexing modes.

The first version of the FORTRAN machine constructed was a simple stack machine. As such, the execution times turned out to be quite long. By recognizing the special high-use frequency-cases fe.g., A = 0, A = A + 1, and by having better conventions for three-address operations to and from the stack, speedups of 1.3 and 2.0 for floating point and integers, respectively, were obtained when a more complex machine was constructed for the second version.

> Since this paper is really on the construction of an extension to the 11 to execute FORTRAN. It is interesting to compare it with the FORTRAN IV--PLUS machine which uses the floating point processors 11/45, 11/55, 11/60, and 11/70). If the FORTRAN machine described in the paper is microprogrammed and made to operate at FPP speeds, the two machines turn out to operate at roughly the same speed and programs occupy roughly the same program space.

## WHAT HAVE WE LEARNED FROM THE PDP-11?

This chapter is a substantially revised version\* of a paper written for the CMU Computer Science 10th Anniversary, September 1975. This paper was written to critique the original expository paper on the PDP-11 (Chapter

\*The paper is 50% longer. The introductary overview has been deleted (and is now placed in Chapter 1) and the sections on the 11/45 and 11/70 have been greatly expanded to include the perturbations due to the memory address and protection extensions. A detailed evolutionary model of the cost, and performance characteristics has been added. More historical facts are introduced, particularly as they effect the design of the extensions. Finally the basis (need) for the VAX/11 extension is discussed.

00) and to compare the actual with the predicted evolution. The four critical issues of technology, bus bandwidth (and PMS structure), address space and data-type evolutions are examined.

The first part of the chapter discusses how the technology is used as a basis for the evolution (something we did not understand when the machines were originally planned). The role of semiconductor memories is especially critical. The next section describes the evolution from the point of view of the various development projects and people. Some early (historical) design documents are introduced to further aid in understanding the design process.

The main section consists of: evaluating the Unibus, examining the cost-performance evolution, the ISP and discussing the organizational issues behind why multiprocessors haven't evolved. As a comparison, Chapter 00 on C.mmp describes the technical problems associated with multiprocessors.

The Unibus evolution is given and the case is made for its optimality. The Unibus has had greater longevity and use than any of the other DEC busses and compares favorably with the IBM I/O Channel Bus as a universal standrad of interconnection.

We try to provide a set of evolutionary cost-performance metrics so the 11 can be compared with the other machines (18-, 12- and 36-bit) in the book (within DEC) (Chapter 00, 01, and 02). Also, here we go into the unique/problem the 11

\*The paper is 50% longer. The introductary overview has been deleted (and is now placed in Chapter 1) and the sections on the 11/45 and 11/70 have been greatly expanded to include the perturbations due to the memory address and protection extensions. A detailed evolutionary model of the cost, and performance characteristics has been added. More historical facts are introduced, particularly as they effect the design of the extensions. Finally the basis (need) for the VAX/11 extension is discussed.

too.)

Page 16 print date 12/16/77

has of designing a range of machines.

Although an ISP evaluation is given, it is quite weak. By comparison, Chapter 00 by Brender, gives a more useful evaluation of the architecture for FORTRAN execution. A complete section is given on the addressing extension beyond the 11/45 and 11/70 extensions which required a major perturbation in the form of the VAX/11 extensions. VAX-11.

### addressed

The final section, to the research community describes some general problems encountered in structure design and engineering, together with how solving them might be useful in subsequent designs. (This part has been expanded

> VAX-11/780: A VIRTUAL ADDRESS EXTENSION TO THE DEC PDP-11 FAMILY [Section on Strecker's paper to go here] MULTIPROCESSOR

MULTIPROVESSOR THE RESEARCH COMPUTERS OF CARNEGIE-MELLON UNIVERSITY

These Three multiprocessor computers, which use the 11 as a basis, were built at Carnegie-Mellon University to carry out various computer structures, and operating systems and application program computer engineering and computer science research. for multiprocessors

The first computer, C.mmp, is a 16 processor (model 11/40's) system with #2.5million words of shared primary memory. It was built to investigate the programming (and resulting performance) questions associated with having a large number of processors. PDP-11 Glue 12/15/77 G. Bell The second computer, Cm\*, is also discussed in the Modules Part, as the modules that form are LSI-11's computers. Cm\* evolution was based on the premise that ultimately, the smallest modular unit (i.e., ultimately all, i.e., interval would be a CCS) that would be used to build digital systems is the computer. With this premise, it is important to understand how to interconnect computers physically, how to assign parts of the problem to the various computers, and how to program the complete structure.

# The third computer,

C.vmp, for voting multiprocessor, was designed to investigate how a production microcomputer, the LSI-11, ean be used to build a triplicating, voting high availability computer.

The goals of the first two are performance while the third uses multiple computers for redundancy and reliability. To this end, Fig. Perf shows the effect of using multiprocessors to execute various algorithms (More to come here!).

We believe that technology will <u>force</u> the evolution of computing structures to be along all three lines of multiprocessor computers:() C.mmp/, for high performance, incremental performance and availability () less tightly coupled computers like Cm\* for more ad hoe structures to handle specialized processing je.g., front end, file, signal processing; and C.vmp for high availability based on increased maintenance costs.

The technology-force argument is based on history, near term technology and resulting price extrapolations and follows:

PDP-11 Glue 12/15/77 Page 18 G. Bell print date 12/16/77

1. The MOS technology is increasing in both speed and density faster than the technology, & g., ECL, from which high-performance machines is one built.

2. The price per chip of the MOS one chip processors decreases at a substantially greater rate than low-volume special designs. due to the Chips in both designs have high design costs, but the special design in enjoys a much higher volumes and very high design costs (for both designs).

For all intents and purposes, the processor cost is the low end/is a summinum.
Relative to all other costs of the system. The resulting performance (in operations) per chip and cost per operation per chip are rapidly diverging from the high performance semiconductor technology from which conventional high performance machines are formed.

in a

- 4. Standards in the semiconductor industry for high volume products tend to form more quickly. For example, in the 8-bit microcomputer market, me #type supplies about 50% of the market and 3 types supply over 90% of the market.
- 5. A 16-bit processor 4-on-a-chip, with an address space matching its performance) address space and appropriate data-types is eminent. Such a commodity will form the basis for nearly all future designs.

factors produce better (in terms of price and price/performance) The computers at the low cost market end at a diverging rate compared with large scale computers. Furthermore, large scale applications have been As a result of these factors, the two classes of mad od low-volume, high-performance-processo diverging costs per operation per chip

Page 19 print date 12/16/77

slow to form since problem; complexity increases more rapidly than program size. Therefore, most subsequent computers will be based on standard, high volume parts. For high performance machines, since processing power is available at form; processor-on-a-chip-based processors, large scale computing will come from arrays of processors, just as we build arrays of 16K bit ICs to form memory subsystems.

#### C.mmp--A Multi-Mini-Processor

C.mmp was motivated by the need for more computing power to solve speech recognition/signal processing problems and to understand the multiprocessor software problem. Until C.mmp, only one large, tightly coupled multiprocessor had been built--the Bell Laboratory's Safeguard Computer (BSTJ issue?).

The introductory section describes the economic and technical factors influencing multiprocessor feasibility and argues that it's important to  $\mathbf{f}_{\mathbf{r}}$ of the research embark on the research because of the timeliness. Various problems to be researched are given together with a discussion of particular design aspects. For example, since C.mmp is predicated on a common operating and lock conter non are two sources 04 system there is degradation; both due to memory contention when all the processors use the same memory block and since there are common synchronizing locks for parts of the software, degredation may occur when a processor must idle and wait to enter common critical sections. The as a function of machine's theoretical performance due to memory-processor interference is computed based on Strecker's (1971) work. In practice, memory interPDP-11 Glue 12/15/77 Page 20 G. Bell print date 12/16/77

was a problem resulting in poorer than expected performance because the memory interference was greaser than expected. memory was not built with low-order address interleaving, This problem had way to be solved by moving program segments of the memory. It should be noted

that when the number of memory modules and processors becomes very large, AS sheoresi cal the performance (as measured by the number of accesses to the memory by the processors) approaches the memory bandwidth (m/memory-cycle-time) x 1/e. [Ref?]. Thus, there is not a maximum limit on performance with infinite processors processors are

provided they are all not contending to access the same memory.

Although there is a discussion outlining the design direction of the operating system, Hydra, later descriptions should be read (list the Wulf of all necessitated freques references?? here). Since the 11's small address impaired use, 11/40s with 19751 microprogrammed writeable control stores were used to implement operating Zehand to change systems calls involving changing the segment base registers.

One of the most pleasant surprises of C.mmp was the ALGOL 68 implementation pecause it enables parallel programs to be specified. The result (see page 00) in terms of performance are quite encouraging! There are three basic approaches to effectively applying multiprocesors:

having lots of independent work to do through multiprogrammed, 1. timeshared and multiple independent computers;

having the compiler for a conventional language (e.g., FORTRAN) detect 2. and compilestatements that can be executed in parallel;

I The actuat Commp which was actually built is shown in Figure PASSCommp. Insert pages 20 a, b, c

20a There are three basic approaches to the effective application of multiprocessors: 1. system-level workload decomposition. independent de contains a lot of interently file processing, and numerical computation, editing, it will naturally de compose. 2. program decomposition by a programmer. Intrinate knowledge of the application is applied required for this time -consuming approach. 3. propram decomposition by the compiler. This is the ideal approach. However, results to dake have been dees disappointing [ Ref Illiac IV FORTRAN compiler projects]. Comp was predicated on the first two approaches. Since Accords the original paper, ALGOL 68, a language with facilities for expressing parallelism in propams, has been implemented. It has assisted greatly with propriam decomposition. See Figure X. to can be seen in the paper, a model of the lock problem in fluenced the number of

nitical sections in the scheduler. Since she paper, the openating system and the Hydra has been designed and implemented. Ewager at 1975]. In extensive description is given in [walf et al 1975].

analyzing two experiments and the performance of Compand Hydra have been reparted. The first, by harathe [1977], menened the used a hardware monitor to measure the depadation due to the locking mechanism which is invoked when shared data is accessed. The second, by Cleinick [1977], analyzed user-propram - level synchronization. We summarize the results of both below. The contention for shared resources in a multiprocessor system occurs at several levels. At the lowest level processors contend for at the cross-point switch level for memory This memory interference is discussed in the paper. On shareed darka the opparing when levels, processes contend for i/o devices and for software processes, e.g.,

206

20c

for memory management. The following saule points to models or experimental data at these different levels in C. mmp.

Contention Level

User-program type

Hydro - Kerne Hydra Kernel objects

cross-point switch

[Fuller and Oleinick, 1976] [Marathe and Fuller, 1977]

Chapter XX [Fuller, 1976]

Reference

[Oleinick ], 1977]

Romathe's data show that the shared data of Nyona is argunized in to enough reparate objects that a very let small degration (less than 1%) to results from contention for these objects. Table 3 Lock is reproduced from his paper. He also built a queing model which projected that the contention level would be about 5% in a 48 processor system.

Oleinick uses a rootfinding algorithm to study various implementations of a single problem.

[H: Elaborate after sendying his thesis chapter]

Page 21 print date 12/16/77

introducing new primitives into the programming language (e.g., ALGOL
so that algorithms for parallel execution are specified by the programmer.

Although C.mmp was only predicated on type 1 use, the ALGOL 68 implementation on C.mmp permits parallel programs (type 3) to be written. The results of some of this programming is shown in Fig. ?.

#### Multi-Microprocessors: An Overview and Working Example

which can be interconnected to form large computer structures. The Cm\* work sponsored by NSF and ARPA are an extension of NSF-sponsored research [Bell, etc. 1973] on register-transfer modules. As LSI and VLSI enable construction of the processor-on-a-chip, it is apparent that low-level, register-transfer modules are passe' for the construction of all but lowvolume computers. A complete industry will ultimately design, contribute to and use a standard computer. Although the research is predicated on structures employing a hundred or so processors, this chapter describes the culmination of the first ten-processor phase.

a system of high level modules, constructed of LSI-11 computers,

The authors motivate their work by appearing the disconcerned at the advanced at the advanced at the advanced of Cm\* is based on a disconcerned of scale for large computer introductions during 1975-1977 (see page 00); c Computer modules (Cm\*), multiprocessors (C.mmp) and computer networks are described in terms of performance and problem suitability to provide additional context for the research. The chapter gives a description of the modules structure,

Page 22 print date 12/16/77

together with their associated and potential problems (research).

The final, most important part of the chapter evaluates the performance of Cm\* for five different problems.

#### C.vmp: The Architecture and Implementation of a Fault Tolerant

#### Multiprocessor

C.vmp is a triplicated, voting multiprocessor designed to understand the difficulty (or ease) of using standard, off-the-shelf LSI-11s to provide greatly increased reliability. There is concern for increased reliability because systems are more complex, are used for more critical applications, determine and basic maintenance costs for all systems are increasing. Because the designers carry out and analyze the work, this chapter provides a great firstdeal of insight into high reliability designs and design process--especially its evaluation. The system has operated for several months and the first phase of work is complete.

Several design goals are initially predicated and the work is carried out against the goals. Two of the more interesting goals include using off-the-shelf hardware and software with no modifications to the

components.

The goal of software and hardware transparency turned out to be easier than expected because of an idiosyncrasy of the floppy controller. This Be cause the controller operates on a word-at-a-time transfer from a one-sector buffer,

Page 23 print date 12/16/77

## canbe

after a sector is transferred-thus voting is carried out at a very low level (i.e., as bus transfers are made). It is unclear how the system would have been designed without this type of controller; but as a minimum, some form of software transparency goal would have been violated together and with a significant controller modification would have been *recessing*.

A number of models are given by which the design is evaluated. Various component reliabilities are used and the reader should get a great deal of insight into the factors contributing to reliability. It should be noted that a special hardware voter is needed in order to build a marketable C.vmp. While the intent of C.vmp is not a product, it does provide much of the insight for such a product.

Marathe, No. and Fuller, S.H. A Study of Multiprocessor Contention for shared Data in C. mmp. Proc 1977 ACM SIGMETRICS Marathe, M. and Fuller, S.H. conferences, pp 255 - 262.

Walf, W. [and others] The Hydra Operating System, Fifth ACAT SIGOPS Symposium on Operating Systems Principles (Nov 1975).

11 glue figures & tables Stucture of Pa, Maache and Mp of cached computer Fig. Cachespeed For USI-11/2 Photograph of double height modules forming LSI-11/2 FRG RXTII Hog Bounded LSI-11 Fig PMSC.mmp PMS diagram of C.mmp Table Lock Measurement of the locking behaviour in Hydra / C. mmp.

It is somewhat anticlimactic to discuss this original PDP-11 description here because Chapter 00 explicitly discusses "What We Have Learned from the PDP-11". The purpose of the chapter was originally threefold: to give the PMS and ISP architecture of the PDP-11 as it was first proposed to describe the first (11/20) implementation at a time when the whole architecture had not been worked out or even fully considered; and to show possible extensions. This was attempted

rake

print ite 12/16/77

3

The reader might note that The computer class definitions (given in 1970) lawe should the test of time for they of micro, mini and midi/correspond quite closely to those of Chapter 1. The major reasons (elaborated upon in Chapter 00) for Although we comment on the disparity between the predicted and actual evolution in Chapter 00, some of the important peasons are:

1. The notion of designing with improved technology especially for a in 1970 family, was not understood then. This understanding/was put forth in a paper in 1972 (Bell, Chen, Rege).

2. The Unibus bandwidth proved unacceptable for all communications at the Ackhough very high and low end designs. Whereasy this chapter posits a tor high end designs, whis exact multiprocessors and multiple Unibusses, this precise (structure did not turns chapter ecaborates on the two evolution. evolve as a standard. The bandwidth has subsequently been shown to be adequate for all but the largest configurations when a cache is attached to the processor as in the 11/60 (see Chapter 00). Note the effect of a 90% cache hit rate is to reduce the number of access to primary memory via the Unibus by a factor of ten!

delete, but make in points in made in Levy