Memo
Writion

$$
17+18
$$

Gound: Compat.
Gpu, ff, Gecess Sia VAX
$\rightarrow$ Arithmetic Groop: when


- Mubtiproessor:

$$
\begin{aligned}
& \rightarrow \text { Prouss Scovp } 11-13,16,26, \\
& \rightarrow \text { Anthintur }-20,24 \\
& \rightarrow \text { I/0 }-23 \\
& \rightarrow \frac{\text { Compatahlet }}{\text { Phaseoven }} 17,58
\end{aligned}
$$

- Small syotes Validation.


Implementation
(Rothman) $\left[\begin{array}{l}\text { Components (eq.CCD) } \\ \text { range, } \$ \text {, perf. }\end{array}\right.$


- Process + context surth

L Memoj Mgint/ Mapping.

Op.Sys. - what are primitres?
(hory). Lstincture across models.
User envivonnt werors fens.
what is structen of conent op. Sys? what do we want?

Softwan - policios visaris conpatilult (HIL, conventoron, macios) wade?

- gen Care to Eng Mgss for ideos.
ISP+ BCKi,BLT

Arch. Alt's (Isp)

On Reassianin on codes - costlbenelat - issue

PMS
Range issue
nets.

Multidop?

Softwin
Def. of user interface -
Sys. repl. laguye
cost to cowert, $x$.

Rother
Impl.
Rothman - ( Ion what basso?) - Suall $\sim$ Lange
CCn's / Bobhles are ineritahle ; must be antountu.
Need some assoygtion ahnt range - and Unibus -
Use
Transaction jporessif - speed. - Need measules from (Tume) on 10 ss 11

77 Boggy - CMadge.
Loto of mprig.
lots of lueal storage (context) gos internal Bus sturtion

ISP entamets
I/o Proces

PMS
muet - Pc
$3 / 2$ Mty agende

D. ALTERNATIVES CONSIDERED (Contd)
2. Expansion at Northbrook - It is possible to continue the approach of obtaining satellite space around the present location at Northbrook. This would be the low cost solution for the short-term if only the tangible costs of real estate are considered. These cost savings would occur primarily because we would not be carrying any excess space. It appears that a better approach is to provide for at least two and one half to three years growth in a new facility. The Rolling Meadows facility does this, Northbrook would not.

Operationally, separate office buildings housing different functions does not favor operation of a coordinated field team. The Team Concept of field management has been actively pushed by Ted Johnson. We should not inhibit this by short-term considerations in our real estate planning.
3. Design Alternatives

First Proposal:
Office Building - 42, 168 sq.ft.
Logistics Depot - , 12, 800 sq.ft.
Training Center - 12,800 sq.ft.
Advantages: less expensive than multi-story by approximately $\$ 300$ K. The opportunity cost of the higher land usage has not been deducted from this (\$72K)
easy for expansion
Disadvantages: less visibility than multi-story.
higher land usage
longer walking distances
Second Proposal: One 3 story building of 70,500 sq.ft.
Advantages: higher visibility
lower land usage
expandable
short walking distances and good communications.
good land usage

Tu do
Sonadn: Bizk
Compat. 7 yxtent. lesth anth xlate
ISP $(8+80016$ regieters $)$ ?

- HLL - string-cowest Modes why.
- Vector
- Lists
- Stute mappug into Rogertes
- EC operntion
- Inclefinte value (eg-1)

Mem.mgnt.

Conglete't
prodem of page syes? is contigme. solve $t$.

How effent is ISP ? Can
we use deal and
Addess benth to slurter
I-strean?
Prouss stutu

- promitiwes
- Stinctures.
- unterrupts + connectent provese.
- contert suntihy mechem
- Clock.

I10
: mappr of unbus
intelage bus.

- I/0 unstructoois:
- I instruction intervypt. BCki/o
- Comm.

Concerns
I: it implentalle at tugh spee?
"." ... v lowen!
Dget statent fum Breadbouls re Mutri pc's

Tresday

- ISP notations
- Status of Guestions
- VA mechadiz contral
- Structuce contral 7
- Call/Return.
- Srone stuntures.
- Assenhler syntoso.

Statin

TO: Distribution

DATE: October 20, 1971

FROM: Petex van Roekens

DEPT: Programming

SUBJ: os/45 proposal Meeting

There will be a meeting on October 28 at 9:30 a.m. in conference room 12-2 to discuss the attached proposal.

It is being cisculated for your review and comments.

Attachment: Proposal

## Distribution

L. Wada
P. Conklin
E. Spencer
3. Hitte11
D. Stone
OS/45 Grous
B. Delagi
2. clayton
R.Exith
CC: A. Rydex
J. Eombardo
D. Schroeder
A. Devault
G。 qhissell
pDP-11 Coorainating Comaittae

## I. Introduction

On 17 Sept 71 Dick Clayton and Robin Frith presented their views on OS/45 to the OS/45 group.

Since that time we have reviewed the notes of the 17 Sept 71 meeting, added new inputs, and have investigated comretitive systems. As a result, we have begun to acquire a bias as to the oraanization of $0 S / 45$. This paper oresents the market orientation that has resulted from this bias and details the most current definition of $O S / 45$.
II. Prog=ammers Overview of the PDP-11/45

The system programmer contemplating the design of an operating system for the $11 / 45$ has two classes of problems to resolve:

1) the price range of possible configurations, and
2) several new hardware capabilities

The $11 / 45$ has a remarkable range of potential prices:
$\$ 20,000-\$ 300,000$. We cannot ignore the low and
because we can expect competition in this range from IBM's first mini-computer, the System/7. At the upver end, even though our price/performance ratio humbles our competitors, we must daal with the IBM 1130 and 1800 and their immense software library. In addition to the challenge of dovising a system which has upward compatability over a price range which varies by an order of magnitude, the sधrtems designer must contend with three new hardware options:
*Memory hierarchies (memories with different speeds);
*Independence of instruction and data space, and *Segmentation.

Complete understanding of how to properly use these features has barely emerged from a research environment, yet we must make intelligent use of them in a production system.

To provide reasonable solution to these challenges will require a design phase pursued to an unusval depth of detail; else we run the risk of rendering the new hardware features either unuseable or not cost effective. Prom viding a software system whose facilities compliment those of the machine itself will depend on development of a design which demonstrates we have indeed mastered the requirements of configuration flexibility and innovative hardware.
III. The $11 / 45$ Marketplace - Developing a Workable Image

A designer of any product must have prior to any design activity a distinct image of the individuals to whom he expects to sell his product. The data processing marketplace has five identifiable concentrations which reflect market needs*.

1) Real Time
2) Scientific Batch
3) Time Sharing
4) Commercial Batch
5) Number Crunching

Let us eliminate item 5) from consideration immediately as inappropriate to the $11 / 45$. The remaining four items represent the order of market priorities as specified by Dick Clayton and Robin Frith during our 17 Sept 71 meeting. During the same meeting Dick Clayton specified the following framework within which we should define os/45:

1) Software support for the floating point unit and the segmentation unit should exist by July 1972 .
2) We should announce $0 S / 45$ by June 1972 and deliver it during the second quarter of calender year 1973.
3) OS/45 should unify PDP-11 software.

In addition, we have assumed that $0 S / 45$ will consume between 18 and 25 man-years of effort. Using the assumed manpower estimates it does not seem possible to attempt to satisfy the needs of the time sharing or commercial batch marketplace.

In commercial batch, DEC must compete directly against IBM and in a marketplace where IBM has no peer. We simply do not have the time or resources to design and implement an operating system for the $11 / 45$ that would compete effectively against IBMt offerings. And even if we could produce such a system, does DEC presently have the sales and system force necessary to sell and service the commercial market? Current inputs indicate in the negative, and, hence, we recomend rejection of orienting OS/45 toward commercial batch.

[^0]From the above we can extract the following comnosite of the OS/45 customer population:

He either already uses or has under consideration an IBM System/7, 1130, or 1800. His application reguires only a subset of IBM's software for these machines. And finally, the existence of competitive equipment which has between three and five times the cost performance of the equivalent IBM system provides our hypothetical customer with sufficient reason not to remain with or choose IBM.

Of course, the computer marketplace does not exist entirely under the aegis of IBM and DEC, but we contend that if we can produce a software system which significantly impacts System/7, 1130 , and 1800 sales, then we will have more than nullified the offerings of XDS, Hewlett-Dackard, Data General, SEL, EMR, Varian, and Interdata all of whom offer real-time systems in the 16 bit class.

All these facts lead us to one inevitable conclusion: make sure OS; 45 provides a set of scientific batch facilities that makes it possible for us to capture los of the potential 1130 market.

This brings us to the top priority on the list - Real Time. As with the 1130, we will confine ourselves to IB:. In real time, IBM offers the system/7, the 1800 , and the $360 / 44$. The $360 / 44$ really belongs in a different class of equipment (Decsystem 10) so we will concentrate on System/7 and the 1800. First the 1800.

IBM has a total of $5631800^{\prime}$ s installed or on order at an average system price of $\$ 300,000$. The 1800 hardware represents little or no competition for the $11 / 45$. IBM does, however, tend to overwhelm their competition with software, which includes two systems (MPX and TSX) capable of running, simultaneously, real time in the foreground and batch in the background. As with the 1130, even though we can't hope to provide all the software IBM does, the task of selecting a competitive subset appears achievabie. And even $10 \%$ of a $\$ 200,000,000$ market would handsomely repay our investment (and hopefully we would capture much more than $10 \%$ of this market).

Unlike the 1800 , System $/ 7$ represents an insidious rather than a direct challenge to the $11 / 45$. Only the smallest System/7 configurations offer any competition for the $11 / 45$. In most of these small configurations, we suspect, an $11 / 20$ would provide a more cost effective solution. Regardless of how DEC counters the threat of System/7, counter-it it must. IBMs track record for customer loyalty provides little comfort to the DEC salesmen attempting to replace a System/7* with a PDP-11. Once in the door with a system/7, add-on equipment and growth to larger systems will go to IBM by default; system/7 will lead to $1130^{\prime} \mathrm{s}$ and $1800^{\prime} \mathrm{s}$. (Indeed, the initial System/7 marketing thrust practically requires that the user already have an 1130,1800 or 360 ).

To compete with IBM in the real time market we suggest that OS/45 provide a real time capability that spans the entire price range of the $11 / 45$ with upward compatibility of object programs provided across the entire range of possible configurations.

[^1]A time sharing orientation also seems unachievable on schedule with available resources. The pursuit of an 11/45 time sharing system also seems unadvisable if DEC decides to produce a small version of the 10 . Any attempt to provide a multi-language time sharing system for the $11 / 45$ (we already have a single language system in RSTS) runs the risk of colliding with the introduction of the small 10. Software production costs continue to rise and hardware costs continue to decline. And we have little assurance that the total cost. of an $11 / 45$ time sharing system (hardware plus software) will not exceed the total cost of the small 10 .

The existence of RSTS and the relatively modest cost involved in altering RSTS to take advantage of the FPP and segmentation provides additional reason for avoiding a time sharing orientation for $0 S / 45$. If the future of time sharing depends on applications packages, and if BASIC Plus has sufficient language constructs to build most applications packages suited to the $11 / 45$, then what incremental gain can we expect by producing a multi-language system? We cannot answer this question factually, but doubt that the incremental gain can offset the software development costs. Thus, we recommend rejection of a multi-language time sharing organization for $0 S / 45$.

We now arrive at scientific batch. We define this as batch streaming of FORTRAN programs and cite the 1130 Disk Monitor as the type of facility against which we can expect to compete.

IBM has installed or on order $38001130 s$ at an average price of $\$ 90,000$.* It would not surprise us if the $11 / 45$ has a cost/performance ratio five times that of the equivalent 1130.

Dick Clayton projects $100011 / 45$ sales over the life of the system. If we can capture $10 \%$ of IBM's 1130s as a result of providing a competitive scientific batch system, then we would help him achieve $1 / 3$ of his goal.
Furthermore, the 1130 customer does not need the practically dimensionless volumes of software of the commercial market. These users rely on FORTRAN heavily (making it possible for him to convert at modest cost). And the size and cost of the 1130 itself places a practical limit on type of applications it can support.

[^2]In summary, marketing will have support for the $11 / 45$ PPP and segmentation by July '72, but at the cost of some additional software proliferation; they will have an announceable definition of OS/45 by June 772 , and the announced OS/45 will take significant steps toward unifying PDP-11 software.

Let us. return now to a more explicit definition of OS/45.
IV. Satisfying Marketing's Requirements

Dick Clayton and Robin Frith specified three requirements for $0 S / 45$ :

1) Software support for FPP \& Segmentation Unit by July 1972.
2) Announcement of $0 S / 45$ by June ' 72 for delivery during the second quarter of 1973.
3) Unification of PDP-11 software.

Before discussing details of 0S/45 (in section III we established a customer profile: we have yet to describe how we intend to satisfy their requirements) let's exemine each of these points and how we can satisfy them.

1) Local modification to existing software represents the most reasonable approach to meeting this requi::ement. RSTS can at modest cost make use of bot: the Segmentation Unit and the FPP. DOS plans also exist to make use of the segmentation unit.

Attempting to rush the design and implementation of the OS/45 Kernel in order to permit DOS \& RSTS to convert in time to meet the July ' 72 deadine seems unwarranted; such haste will jeopardize both the July '72 date and the consistency and coherence of OS/45 over the longer term. Of course, by making $11 / 45$ oriented modifications to DOS and RSTS, we pay the pr.ce of continuing the proliferation of software systems for the 11 line.
2) Wi hhout a doubt the $0 S / 45$ group will have a system de:ined for announcement by June '72, but the scope of the system depends on available resources (Dick Clayton has already specified delivery requirements)
3) Initially the objective of unifying PDP-11 software will not happen. DOS and RSTS will evolve independertly, and it does not seem advisable to attempt to p:event this.

Eut as we will describe shortly, 0S/45 as it evolves will make every attempt to reclaim as much existing 11 software as possible. The OS/45 design will provide users with a system covering a broad range of configurations, programming facilities for real time and batch, and will disrupt existing user interfaces only where ibsolutely essential.

We have identified our users in Section III. They have real time requirements and scientific batch requirements. At the low end we must block the purchase of a system/7; at the high end we must overcome the presumed user benefits of IBM's vast software library.

We believe we can satisfy these requirements, by offering a system which provides upward compatibility across the entire price range which is available on the $11 / 45$ (20,000300,000). This IBM cannot do; movement within System/7, 1800, and 1130 requires a conversion effort; OS/45 will not.

Now, it turns out, that Segmentation provides an efficient hardware mechanism for implementing a system which can cover the configuration range under discussion. With segmentation hardware and a set of software standards, we can specify a cascade of hardware configurations each of which requires additional hardware, in order to acquire more elaborate services; all the while we guarantee complete upward compatibility. The success of this approach depends on a careful definition of the user virtual machine.

Basically this means that the user of an 0S/45 system has a well defined set of facilities he may use. These facilities consist of a subset of the pDP-11 instruction sot and a collection of service routines. As configurations grow in complexity, the set of services expands correspondingly, but we always provide complete upward compatibility. This scheme implies that every OS/45 configuration operates with a set of supervisory code. This code, of course, will vary considerably on different configuration classes and in every case appears transparent to the user. Let's examine some possible configurations:*

Hardware

1) $\overline{11 / 45 * *}$

4K-12K
TTY

## Softerare

Foreground only.
Small systems suffer from the lack of adequate program preparation facilities. If you can prepare your programs on a larger system often 4X suffices to meet the needs of the application. IBM has solved this problem for system/7 by providing host preparation facilities on larger equipment ( $1130,1800,360$ ). With this technique they provide a Macro system called MSP/7. We see no reason why we cannot do the same. Indeed, if we intend to meet the threat of System/7, host preparation facilities seem essential.

[^3]```
2) \(\frac{\text { Hardware }}{11 / 45}\) \(12 \mathrm{~K}-16 \mathrm{~K}\) TTY
Software
Disk, tape, etc. DOS subset
INDAC/11
overlay racilities
Fortran
Host preparation eliminated
Foreground only.
3) \(\begin{aligned} & \text { Hardware } \\ & 11 / 45\end{aligned}\)
\(16 \mathrm{~K}-24 \mathrm{~K}\)
TTY
Disk, tape
Segmentation
Software
Same as 2, plus:
Foreground single background stream. System maintains complete isolation between foreground and background.
Foreground and background operate in fixed partitions.
Hardware
4) Same hardware as 3)but with 28 K
Software
same as 3) plus
support of background
jobs whose size ex-
ceeds that of physically
available core.
5) \(\frac{\text { Hardware }}{\text { same as } 3}\) but with 32 K
Software
4)plus
shared code
Multiple background jobs.
Index Sequential file system.
6) \(\frac{\text { Rardware }}{5 \text { but wit }}\)
() With 40K
```


## Software

```
Multiple Foreground jobs (Individually protected).
```

Once we define the basic user virtual machine we can determine exactly which particular configuration classes available rasources permit us to produce, Furthermore, whth well defined configuration classes, the product manager has availabie to him a shopping list that enables him to make cost trade-offs far more reasonably than he can at present. It also makes the programming deparment more aware of the incremental costs involved as you move up the seale in system complexity.
VI. Summary and Conclusions

If DEC continues to grow it must eventually increase 1 ts business at the expense of IBM. To accomplish this traditionally unaccomplishable feat, we have suggested? a software plan for $0 S / 45$ which confronts IBM where they appear most vulnerable - real time and scientific batch.

IBM, with present offerings, provides zero hardware competition for the $11 / 45$. To counter IBM's software libraries, OS/45 takes an approach IBM cannot easily counter: upward compatibility within a price range that completely covers IBM's real time offerings in the 16 bit class.

Subject: Memory Protection and Relocation Scheme for the $11 / 25$ and $11 / 40$
To: Iim Bell, Roger Cady, Rruce Nelagi, AN van de foor, Hank Spencer, Larry Wade cc: Dick Clayton, Andy Knowles, Nick Mazaresse From: Gordon Bell

Attached is a very rough description of the scheme that I hope can be used for protection and relocation on both of the ahove machines. It seems crucial that we use such a sceme, or continue to look for such a scheme in order to minimize the possible proliferation of unhorn, unspecified inevitable monitors that will result. As I have indicated before, the decision on this scheme is only ahout 20 times more important than the instruction set, and a floating noint format, so I hope we can all stay loose for the search.

Right now, the meeting on the scheme is to take place on next Friday, Oct 9 at Carnegie. It is imperative that representatives (ea. Pruce, Ad, Larry

Had perhaps Roger and Hank if they can spare the time) of the various grouns attend. Bill Wulf, Dave Parnas, T and perhans Nico Habermann will attend from here. The Scheme

The attached scheme is a pronosal by David Parnas. It isn't out of the blue, since he's been concerned with operating system design for the last 4 years, so it reflects these ideas, plus more recent concern hased on work he did with the Phil ins company last year. I'm attracted to the scheme hecause:

1. It has a small amount of hardware (routhly the amount proposed by Rruce). (It has no associative registers)
2. It does not rely on paging or need it, although possihly a verv large machine might want it.
3. It has a clean method for allowing a program onerating in one address space to communicate easily with a program operating in another address space.
4. The complete system and user programs use it. Among other things it has a means of letting users control $i / 0, \ldots$ devices if necessary.
5. Since it is basically simple, it can be used on both, and subsequent machines.

## Intpodontion and Motivation

After a serious study of some of the difficulties involved in the construction of software systems in general and hardware systems in particular, I have reached the conclusion that the construction of highly secure and highly reliable software systems is greatly àiे aided by a memory mapping device that which allows a program and its data to be divided into many segments, with the access of a program strictly limited to those segments which it is expected to use. The memory mapping devices now coming into vogue for automated memory management have this property as a side effect of their memory management purposes, but att times they have other properties ht which make them difficult to use for this purpose. For the purposes that I have noted however automated memory mangement is not essential and a device designed for $t$ such a purpose can be much simpler than the usual "paging box". In particular it is not necessary to resort to anyy use of an associative memory or hardware inftiated references to core segment tables.

The particular scheme that I wish to describe here is designed specifically for the problems of protection and reliability and has the following unusual characteristics:

1. There is never any need for restricting a subset of the instructions and calling them a privileged $x$ instruction sef.
2. It is possible to share a machine betwin to subsystems which are completely isolated from each other and the completeness of that isolation does not depend on the correctness of any software. In others words there does not exist a software module which, if it failed, would result in programs from one system having access to data or programs from the other. [Note: there is of course a price,-in such a complete isolation no resource sharing is possible on a dynamic basis. One can always find a less extreme case in which some resource sharing is possible and a small amount of code must be trusted. However the ability to provide such complete, software independant isolation is in my opintion an essential fanmexaf measure of the power of the scheme.

The scheme was originally designed in order to make it efficient to operate programs consisting of small segments of both code and data. However, given a machine with a 16 bit address size, relatively large segments are also possible. Although the use of such segments is contrary to the principles which I believe should be followed in software design, their availability leaves the programmer unrestricted. In fact, by making all of $y \pm$ his segments the maximum possible size, the programmer may completely ignore the existance of the device.

I developed this scheme without specific interest in a particular machine. It is, infact, a fairly special case of a far more general scheme which I have been considering over a period of years. This rather generalized scheme was highly parameterized for adjusting to the size of the machine and the memory size. At the request of Exir C.G. Bell, I am presenting only that subset of the rather large class of mantwas skwex schemes which appear to be suitable for application to a PDP 11. This particular version of the scheme is still rather rough in that a number of the essential details remain to be worked out for this spectal case. I have available several tables from which I believe I can derive the appropriate values of the parameters for this case, but there are at least several days of work to be done, and I hesitabe to spend such time whout some assurance that there is interest in seeing the results. Further, I should have some additional information about the processors in order to do a good job of finding the appropriate solutions.

I belleve that in the following, I have developed sufficient information to allow the scheme to be evaluated and a preliminary decision about the value of the scheme to be made.

The fact that I have not provided the additional details does not mean that they are unimportant. The scheme is sensitive in the sense that there are a number of details with the property that-if an incorrect value is chosen, the value of the mechanism is sharply degraded. It is the importance of these remaining details which cause their derivation to recquire careful thought and time. On the other hand I believe the fotlowigf-infomraiten following descriptionm makes it clear that appropriate values for the remaining parameters as well as appropriate encodings for certain status bits can be found.
 covaral wife tenterros titi I believe are essential.

## The hate fact11tetatimented

The tuechnate pronates for program e which operate in two name spaces or virtual memory apiece, the the information in one being a subset of the (intonation she other. Program e move freely about in the smaller of them two apace ongect only to the restrictions placed on the use of each of the sephentt. Trogiths way also pass segments of data or program from the lisper to the anklet of these spaces and vice versa. No access if any data or ptogrte trent is the larger space is possible unless it is also in the enter aged. The moving of segments between the two spaces is not sutomet ind cosine under direct program control. The movement of equate inmate of a phepleal memory is independent of the movement between the two staph emory spaces, and is invisible to the program e except for rif time ompteometimes. Although the most basic version of this scheme © not milia wee (the melepmadance, it is possible to concieve of larger procemean stich de to te automate segment migration without any lase of ecmpitertistitig.

In enteron to the pagans ability to move about within the sailer addraee apace and to move teem from its larger space into the smaller one, the progress the the bait to call other programs which are not in the address. apace that atoll quinte in address space wish is distinct from that of the calling procith. The ot of programs which may be called in this way can be met up the such a way that they are predefined and the program may not alter the int. Or the other hand, where desired, it is possible to have this list extendable and aitarnble by the program itself. If desired two lists, one fired and one stereble sing be set up.

The effect of chase texture is to allow programs to be called in such a way that the calling program hae no access to the code or private data of the called prose further that the called program has only restricted access to the code and data of the calling I program, exactly that access which the calling program chose to allow. I consider this feature highly important in alleging the efficient $=$ implementation of highly secure and reliable software

For future use we now define the following names

Program Virtual Memory (PVM) = the large space mentioned above
Program Working Virtual Memory PWM= the small space mentioned above.
Program Segment Table (PST) =the table defining the PVM, kept in core. PST base register $=\mathbf{a}$ register containing the location of the base of the current PST. NOT DIRECTLY ADDRESSABLE
Working Segment Table $=$ the table defining the PWM stored in special registers
(WST) mentioned below.
Working Segment Registers $=$ a set of spis registers containing the WST (WSR)

They are not addressable by normal instructions.
Extended Call Space = the set of programs operating in other spaces which may be called by a given program. This may be seen to considt of three sub spaces
Fixed ECS = an Extended call space which may not be modified by the program itself.
Free ECS - an extended call space which the program may modify using programs and address spaces which it itself has constructed. THIS IS OPTIONAL AND OF QUESTIONABBE UTILfITY IN MY MIND ( for a machine of this size). Return ECS an extended address space which is defined by a calling program for the called program. . As a rule it

$$
\text { ECS registers contains } 1 \text { entry. }
$$

In h the sequel I will descrithe the charactersitcs of these vardous items as I expect them for the PDP 11. Aseverats=of the numbers given are rough estimates based on inadequate procedures and I would expect them to be seriously reconsidered since there are $\quad$ mif methods of determining appropriate values which could be used. Other figures are minimum figures $x$ appropriate for a relatively small machine. I can imagine changeing them considerably for larger processors, but would require mask more time to calciliate appropriate values. I will try to point out the variablility of these figures as I givex them. I provide them mainly as a guide to the size of the hardware that I have in mind.

The PVM is a segmented address space．Each segment would have a maximum size of 8 解 bytes initial figure ta be recalquated but I would expect the average size to be much smaller possibly on the order of 256 bytes． The segments would be identified by an integer between and $\mathbf{2 k}$ ．The most efficient use would keep this the maximum segment number much k lower，perhaps under 256 or 128 ．If segment $I$ is of the maximum possible size then the highest byte in the segment is considered virtually adjacent to the lowest byte of segment $I+1$ ．In all other cases indexing or other operations refering past the end of a segment would be considered errors．Each segment is characterized by a state（ra donly，write only etc．）the number of states must yet bey studies and a precise definition of their meaning made up．

The PST is a table with a maximum length of 1 segment containing bytes for each segment．It is kept in core when in use and is then pointed to by the PSTkx base register．Under normal usage the segment containing the PST is not in the PVM of that program．There is of course no reason why this cannot be done if desired．Segment $i$ is desonbed by the $i^{k}$ entry in the table

The PWM．is a segmented address space．The characteristics of the segments are exactly those of the PVM segments．In fact every segment in the PWM is in the PVM．I expect that 7 or 8 segments is a reasonable size for the PVM for this machine．If is chosen then the maximum size of the PWM is the current core size．For this reason axprograw with suitable segment definitions， EWHEdx a current program could be run without change entirely in the PWM．

The calling tables should probably contain 256 entries．Each entry would indicate a value for the PST base register，and an address in the RKNX PVM defining the first segment to be executed and the first location in that segment．

ESSENTIALS
The registers and tables mentioned able above will was contain physical addresses．The following conditions are necessary for the success of the scheme．

1．There must exist no instruction which refers directly to one of the above tables and reg isters and places the values contained in a place accessable to the program．
2. The only way to access or modify these tables and registers is either by means of the special instructions to be described below or if the tables or registers are placed in the PVM of the program.
3. It must be possible to place the PST in a segment included in a PVM. This is no problem since the PST is in core. This is also true for the ECS lists.
4. a. It must be possible to place the PST base register, the WSR registers, as and the ECS registersxrxxkx in a segment which may be included in a PVM. For example a facility wlinich allowed a given segment EबR E to contain the PST base register in the first word or two, the WSR East registers in the next 16 words and the ECS registers afterward
b. An alternative to 4 a above is a complete facility for loading all the registers by a single hardware instruction using information in fixed format core tables. I believe this is a better alternative. It is instueltion 3 below

## SPECIAL INSTRUCTIONS

These instructions are not privileged. They are specials only in that they are not needed without the mechanism we are describing.

1. Load Working Memory ( $i, j$ ) segment $i$ from the PVM becomes segment
$j$ Examine PWM. The old segment $j$ is forgotten.
2. Save Working Memory ( $I, j$ ). Segment $j$ from the PWM is made segment
$i$ in the PVM. If thee already was a segment there it is forgotten.

NOTE THAT these instructions shift infomration between the two tables but never change or alter the contents and never reveal the $c \rho$
3. Extended cull $(i)^{*}+6 i^{\text {th }}$ enlyon the e.c.s hut ulvoded and a do specified first instruction executed.
Any of these inshucturs may specify a segment in core. In that case a frap must call a system routine. Perhaps this can be Extended call ( 0 ).

* addition paramete could specify which of to ECS Gish

In the expected normal usage a program is setfup by system programs (or by initial load) so that the tables defining its address space are inaccessable to it. It then operates primarily within the PWM THEREBY making all references to core using the PWR as base registers, never using the PST. Only the load and save memory instructions use the PST; anly these go through the core tables. In proper usage these instructions should be rare compared to the normal instructions. All references out of the PWM by normal instructions are considered errors and trapped. All references out of the PVM by load and store memory instructions are simillarly trapped. Simillarly an attempted to use an extended call with the parameter to $o$ hogh is trapped.

The PST will contain bits indicating if a segment is not in core and the address in either case. If the segment is not in core a load working memory or an Extended Call will trap.

The ECS may contain routines with qedxemextw access to the tables defining the address space of the calling routine. Through these tables extentions or contractions to the PVM may be made by 1 or more ECS programs.

## Hidden Information.

I expect that hidden from all users will be the fact that the segment tables contain a number of extra bits such as an indirect bit allowing the entry to refer elsewhere for the actual entry. Note that the inderect bit is only used during a load working memory instruction sequence, not in the normal use of the segment. The number and interpretation of the states bits are essential information which must be carefully worked out, but which, as I mentioned earlier I have a basis for., in that I have some more general tables from which they can be derived.

Larger Devices.
If in the load working memory instruction we specify more than the segment to be loaded by indicateng mek an address or locality within the segment, a later, larger device which partially loads segments can be made compatable with this one. The number of bits available for this must yet be worked out. compatable

The possibilitybf having portions of the PWM not in core might also be added to a device for a large processor that is still compatable. is not worth it, but it is worthwhile noting for a future investigation.

Appendix: Address interpretation

Physical Address:= WSR[Address $<0: 2>$ ] + Address <3:15>;

TO: Dick Clayton Jega Arulpragasam

DATE: September 13, 1974
FROM: Craig Mudge
DEPT: 11 Engineering
EXT: 5064 LOC: $5-5$

SUBJ: Summary of $11 / \mathrm{VAX}$ Architecture.

Enclosed is the report you requested. Detailed schedule for VAX is the following:

Overall Summary $\quad 9 / 13$
Architectural Spec $\quad 9 / 27$
Software \& other
Implications 10/15
Effect of Implementation on 11/44

9/27

```
CC: Engineering Mgrs.
    Gordon Bell
Roger Cady
Dick Clayton
Bruce Delagi
Bill Demmer
Robin Frith
Andy Knowles
Phil Laut
Al Sharon
Steve Teicher
DRAGON Engrs.
Sas Durvasula
Bob Giggi
Bob Gray
Kent Griggs
Dave Ives
John Levy
```


## SUMMARY OF 1l/VAX ARCHITECTURE

I. DESIGN GOALS

1. Implementable over a range.

The architecture must be efficiently implementable over a cost and performance range. The range should span from an 11/05-type-cost machine to an 11/55-successor-type-performance machine. In addition the hooks necessary on the Basic Machine should be minimal - no more than a few IC's. The option itself may exceed the current KT in cost.
2. A substantial increase in virtual address.

The new address length should be between 24 and 32 bits, not just an extra bit or two over today's 16 bits.
3. Use known art.

Segmentation, whose strengths and limitations are known, should be used. New methods, domains and capabilities, for example, should not be explored.
4. Compatible with today's PDP-1l.
a) Existing user programs must run unmodified.
b) Existing user subroutines must be callable from new programs which exploit extended addressing.
c) Existing system code, except for the code that loads the KTll mapping registers, must run unmodified.
d) The scheme must be compatible with the KTll memory management unit.
The goal of running most system code as well as all user code is unusually strong.
5. No loss of performance.
a) I-stream Within a loop, the number of I-stream bits passed must be no more than in today's ll. Extra I-stream bits for loop set up are allowed.
b) Address translation No more time added above conventional dynamic address translation schemes.
6. Flexible name space (program space) management.

The following programming needs must be met:
a) Program modularity.
b) Varying-size data structure.
c) Protection.
d) Sharing, without the conflict which derives from the 8-segment KTll.

## II. THE 11/VAX ARCHITECTURE

1. Extended addresses.

In today's 11 a processor generates a 16 -bit virtual address. A register always takes part in this address calculattion. For example, in the instruction CLR (R4) + , the address mode is 2 (auto-increment) and the contents of R4 is the operand address. In MOV $B,-(S P)$, the source operand addressing is by mode 6 , register 7 and the destination operand addressing is by mode 4, register 6 .

11/VAX exploits this fact that a general register always takes part in address formation and simply extends each register to 32 bits. The 32 -bit address has two components:


A single chapter is exactly equivalent in size and structure to the 64 K bytes of today's 11 virtual address space.

The 16 bit register extension of register Ri is called Rix. The definition of the address mode is as in today's ll.

Now consider the 11/VAX instructions needed to manipulate 32-bit addresses. The instructions to manipulate the $d$ part of the address ( $c, d$ ) are exactly today's 11 instructions. New instructions to load and store Rix, i.e., load and store chapter number, have been added. There are also new instructions to do interchapter jumps (JMPX), and JSRX and RTSX for subroutine invocation and return.

The virtual address space presented to the programmer is a classic segmented ${ }^{1}$ address space: $2^{16}$ chapters of $2^{16}$ bytes. The two component addressing will be exploited by programmers: logically related entities will be grouped and assigned separate chapter numbers. For example, a separate chapter number could be assigned to each of a) a matrix, b) a row of a large matrix, c) a large main program, d) a large subroutine, and e) a group of subroutines e.g., the FORTRN object time system. The chapter is thus the logical unit of allocation for modularity, sharing, and protection in the programmer's logical address space.

Address specification is efficient. Full 32-bit addresses will appear in the instruction stream much less frequently than 16-bit addresses, which, in turn, appear much less frequently than 3-bit register addresses (specifying address-holding registers).

1. I have used the term chapter instead of segment because KTll documentation has sometimes used the terms segment and page interchangeably.
2. Mapping.

Every address generated by the processor is mapped to a physical address. Map tables in memory define the mapping for each process, or task, known to the operating system. See Figure 1. Suppose process $K^{\prime \prime}$ executes the instruction INC (R3) and that R3 holds $C=4 \quad d=41007$. Then Figure 2 shows the address translation.

This address translation takes 4 memory references. Because it is a serial delay which must occur before the processor can issue a memory reference, it must be speeded up(to about 150 nsec. on an 11/44 type of machine). Thus a "DAT box" for dynamic address translation will be used in each implementation of $11 / \mathrm{VAX}$. This will hold a subset of the map table in fast registers. The goal of a DAT box is to make this subset the most frequently used parts of the total map.

A range of implementation of DAT is possible: from a oneregister implementation(slow, cheap -11/05) to one that has many registers, associative look-up, and elaborate replacement algorithms ing (fast, expensive -11/95) such as the "translation buffer memory" on the $S / 370$.
III. COMPATIBILITY

To ensure that user programs will run unmodified, a spare PS bit, PS $\langle 08\rangle$, is used to indicate $X$ or non-X mode. A program written for today's machine does not know about Rix. The mode bit when zero forces the program to run as it was intended, i.e., as a one-chapter program, by using R7X (PCX) as the value for RlX through R6X. With this mechanism an extended program may call a "16-bit" subroutine by a normal JSR, as-fellows.

The call itself is issued from a chapter whose page table is identical with that required by the subroutine. This is possible since by definition the subroutine was written to exist in a 16-bit VAS, and there is no restriction against different chapters having identical pages.

Note that with a normal JSR the PCX is not stacked and the called program, therefore, faces no ambiguity.

The 1l/VAX working notes (Version $1,5 / 2 / 74$ ) gives full details of how the $X$-mode bit, together with the general mapping concept works for all calls, including examples with the appropriate "linking code" (a couple of instructions), where necessary.

To ensure that our compatibility goals for system programs are met, another spare bit, PS <097, is used to control the stacking and unstacking of PCX on interrupts and RTI, return from interupt. All interrupts are returned to Process $\varnothing$, Chapter $\varnothing$. The interrupt vector here, in particular PS $\langle\phi 9\rangle$, controls the stacking and unstacking of PCX.

This allows the placing of a current 16 -bit supervisor in $\mathrm{P}_{\mathrm{C}} \mathrm{C}_{\mathrm{O}}$, or allows a super supervisor, OSX, to reside here and forward interruptions to several different "l6-bit" Supervisors existing simultaneously in different individual chapters.

Reference is again made to the Working Notes for full details of how this actually works. Note that Version 2 of the Working Notes eliminates a deficiency/limitation in this area, which had been caused by attempting to get by with a single mode bit. Version 2 recognizes that adding a second mode bit to remove that deficiency is a trade-off with a high payback.
IV. WEAKNESSES
the chapter siheme. I wowld propose
If we were desifgning PDP next, i.e., designing the size and structure of a $32-p i t$ virtual address space from scratch, we would not proposexa classic segmentation scheme, but the segment size would be 24 , not 16 . Other less-than-ideal properties of the chapter scheme, which derive from our strict compatibility goal are:
a) Access rights appear at two levels - at the chapter level and the page level - the latter is not only redundant, but is the wrong place because a page is the unit of allocation in the physical space.
b) The page size dictated by the KTll is 4 K words, generally accepted to be too large.
c) 32-bit index words and 32-bit indirect addresses in memory are not provided.

The only one of concern is the KTll-derived page size. Operating systems which support ll/VAX on large systems will require hardware assistance for physical memory mangement. In that case the page size should be changed. The RSXIl-D group claim that that part of the KTll compatibility could be sacrificed at little cost. The other part of KTll compatibility is the Kernel/ User privilege structure. We could not change that without a large rewriting effort. We are currently getting a new set of figures to quantify "little" and "large".

FIG 1
MAP TABLES IN MEMORY


Chapter tables
page tables (Eachtable has 8 PAR/PDR's).

Format of table entries:
CTB-list entry $\square$
chapter table base
chapter table entry

page table entry

| PAR | PPR |
| :---: | :---: |

FIG, 2
ADDRESS TRANSLATION EXAMPLE
32-bit viluee to 22-bit physical


Chapter table lookup
Page table lookup and translate (as for $K T-11$ )

## Appendix 1

Possible Implementation on a Medium Scale 11.
It will be noted that each Rix corresponds to a single chapter which will each have a set of Page Tables corresponding to it, identical in form to todays set of KTll registers.

Therefore an implementation could be such that the KTX option itself would hold Rix and a limited set of KT type Register sets. Instead of 6 sets for Kernel/Supervisor/User times I/D space, we would have at most 16 sets (probably only 9) which would be Kernel/User times one for each of the Rix. (9 if the Kernel was essentially single chapter).

The "hooks" required can be seen to be only the provision of the Register used on each memory reference (4 lines: 8 registers plus Kernel/User) and the mechanism for setting Rix on a Load Address instruction. The latter hook can also be made simple if integrated at initial design time.

With these hooks accessing the required page table is clearly of the same order of speed as for the present KT. Further, replacement of the page tables could be driven from the KTX itself and would run "blinding fast" on a high bandwidth 32-bit wide memory bus, as loading/storing would be from/to contiguous memory locations. In particular, the DRAGON bus would be appropriate. The extra cost of the hooks on the basic DRAGON is estimated to be $<\$ 25$, if it is specifically designed to shift the cost burden on to the KTX option itself, wherever possible.

More Follows on

1) Shared Segments
2) Required Hor duran support
3) Extra Hard ware" 'ts mola lite easier" like the MulTICS. it's and it ristactioin
4) Rotivation on why Segmatiosi,
(5)- Paging


# Carnegie-Mellon University 

Department of Computer Science Schenley Park
Pittsburgh, Pennsylvania 15213
[412] 621-2600
[412] 683-7000
October 21, 1970

Mr. Ad van de Goor<br>Digital Equipment Corporation<br>Maynard, Massachusetts

Dear Ad:

Since the busy schedule of meetings at Maynard yesterday did not provide me with an adequate chance to communicate my current opinions on the segmenting mechanism that we were discussing, I would like to place some observations on paper.

First, I wish to make it clear that, with some exceptions which are mentioned below, the scheme that we have discussed is well represented by your memorandum dated October 14, 1970. The mechanism appears to be sufficient to allow all system and user code to run in a virtual address space. Further, if the appropriate instruction capabilities are provided, it will allow the assignment of an input-output device to a specific program without allowing that program to access other devices or to be physical address dependent in any way. My recent studies have indicated that these features are essential to the development of highly reliable software systems. In this connection I wish to emphasize that the instructions for adjusting the working segment registers must be carefully specified so that these properties are maintained. At least one of the current proposals allows the construction of programs whose behavior may vary if the physical address assigned to a segment varies. I believe that it will be highly valuable if such an arrangement is avoided.

With respect to the general contents of your memorandum, I believe that any rewrite should clearly separate the two types of information provided therein. Your memorandum contains both a description of some hardware features and a description of one way in which they may be used. I believe it to be dangerous in that, in further work, some of the assump tions about possible usage may be confused with restrictions imposed by the scheme. The result could be that the final product would be unnecessarily restricted in its manner of use. This is especially important since, in my own opinion, the method of use assumed in your paper does not make maximum use of the capabilities of the mechanism to provide highly reliable software. The method of use which you assume appears to be
perfectly feasible and is quite likely to be the optimal method under some circumstances. On the other hand, it would be unfortunate if later decisions made other forms of use impossible.

I am of the opinion that the major rough edges left on the scheme are consequences of the fact that we have not yet provided a convenient means of passing parameters when transferring control to another virtual memory space. The current scheme in which parameters must be passed either in a shared segment or by use of an intermediary imposes restrictions on the form of address spaces and introduces the possibility of timing problems in the event of simultaneous calls to some shared routine. You will recall that in my original discussions of the subject I had an "ECS" mechanism which is now a UUO but which provided for parameter passing. It now appears that the decision to leave out that feature causes more problems than it saves. I had an extended discussion with Bill Wulf on this matter on the trip home and he now agrees that some form of parameter passing on UUO or ECS is highly desirable.

The scheme as it is now described provides for a Working Address Space of up to eight 8 k segments. Thus it is possible to imitate exactly the current 64 k core. If necessary this can be reduced to 7 to provide an extra bit combination for special address space oriented operations, such as adjusting the WSRs or referring outside the Working Address Space for brief periods without loading one of the registers. Each of these effects can equivalently be gained by means of a new instruction code (at least for the larger machines). I believe that, where possible, the second type of solution is preferable. An assymetry in the way that one segment (7) is handled can lead to a number of difficulties (e.g., strange effects on the occurrence of program errors).

We have specified that the smaller segments must be in low core. I am told that in some cases the i/o devices, trap vectors, etc. will be elsewhere. There is no doubt that in such a case smaller segments should be restricted to an area of the same size as specified, but including that "external" segment of physical core. In other words, we should shift the area.

It is important to specify that the use bit is only changed on completion of a segment usage. In the indirect referencing cases a segment may be referenced but the use not completed if one of the segments referenced is not in core. In that case the use bit should remain unchanged. The $360 / 67$ suffers from this error and prevented a perfect "holiness" state as a result.

The remarks on the SUF are incorrect and unnecessary.

With respect to the validity states: First it is important to note that the "valid copy" need not be on backup store; it can also be in core (not a very common case but one that will occur). The motivation for the choice of the eight states is twofold. First we wish to prevent reads and writes in cases where segment swapping has made such actions impossible or incorrect. Second we wish to have sufficient information about a segment to know if it must be swapped out or not when space is needed. These states were derived by reducing a larger table (combining all states which were equivalent for these two purposes). The only cases which are not obvious are, for some people 4 and 5, but for others 6 and 7. A11 four of these are cases in which the write action makes the "valid" copy invalid. When that happens there are three possibilities:

1. the action was an error
2. the action was correct, the backup space may now be released, but we are in a hurry and will take care of that later
3. the action was correct, backup store is scarce and we want to release it immediately.

In states 4 and 5 we assume that condition 2 holds. In states 6 and 7 we assume either 1 or 3 , or that it takes software to find out which case holds. In state 7 possibility 1 above is irrelevant. In considering 4 and 6 we find that 6 is the "normal" case with 4 being reserved for the situation in which a relatively small segment is being completely rewritten. The choice between 5 and 7 depends on the availability of backup store space. Choose 7 if it is a scarce resource.

With regard to the state transitions: For the multiprocessor case only it is important that the state changes be determined finally on the basis of the core copy and not the WSR copy. However, the core need not be consulted each time because all hardware produced transitions move to a stable state. Actually it is only necessary that the"change possibilities" for the destination state are a subset of those for the original state. The diagram given has this property.

The incompatability in the trap vectors Has to be studied carefully. I think it correct to say that the difficulty arose because the current PDP-11 is wrong in this area. I will justify that statement by claiming that the current scheme assumes a "last to be interrupted is the first to be reawakened" discipline for processes in an operating system. There are numerous situations in which such a discipline is inappropriate and in those cases the assumption of LIFO or stack behavior leads to inefficiencies and a more complex interrupt handler than should be needed. You will find those difficulties in the MULTICS interrupt handler for just those reasons. The stack assumption could have been avoided by stacking PC and PS and then using R6 (SP) in the dope vector or scheduling tables. Instead PC and PS
are used in the dope vector and the stack is common. One result of this will be unnecessary stacking and popping for real time systems, but, more important, in the old scheme the probability of stack overflows will be greatly increased over the scheme we propose because all processes in the old scheme use the same stack. I believe that this type of arrangement is incorrect even when there is no segmenting scheme. In our case the extra stack operations are even more important because there is extra state to deal with. It is perfectly feasible to keep the PC and PS in the dope vector as Delagi suggested, but the price will definitely be decreased performance because we are carrying an earlier mistake forward. I believe that Wulf and Bell now agree on this.

In this regard we must be aware that by keeping R6 and W0-W7 in the ST as shown we eliminate the possibility of sharing a segment table for several processes which operate in the same address space. Note that we can do that now with a physical space. To avoid duplicate tables we can separate the values of w0 through W10 from the segment table. Since they represent addressable data they can be kept and used in the Virtual Address Space. In particular the values of these registers + the base of a segment table determine a "process" (term used for lack of a better one). I see very little cost resulting from moving this data out of the PST.

With the exception of one paragraph on page 13 , the material on 13 to 16 should be eliminated on the basis of my remark about treating a possible use as the "only way".

The trap vectors must be fixed by convention in virtual address space; the external interrupt vectors must be tied to physical space.

I believe it would be nice if the $U O$ interpreted the extra eight bits as an index into an array of names. This is done now in software anyway. We could then eliminate the intermediary program easily.

Steps 1 and 3 of the restore sequence on page 21 are highly questionable. A minor matter is that you never use or refer to W12 and W13 elsewhere. That is probably just an oversight. On the other hand, this decision assumes the same "last interrupted, first awoken" discipline which we criticized the current 11 for. I believe that in most cases we must rely on the routine which first awoke the interrupted process (scheduler) to have retained a VMD or process pointer and to use it again at the appropriate time. This should be thought out very carefully. The parameter passing possibility will help in many cases.

Above all we must resist the tendency to follow some suggestions and try to make the mechanism a "cure all". It allows all code to
run in virtual space. That solves a lot of problems but not all of them. It alleviates the stack overflow problem but will not provide a magic complete cure; it will not allow a FORTRAN compiler to be able to ignore the fact that memory is not a random access memory. If we follow the MULTICS route and try to take all the special cases into account, the thing will get beyond our understanding (just as MULTICS did for its designers).

> Yours truly,
D. L. Parnas

Associate Professor
Computer Science
DLP/dmj
cc: same mailing list as your memo.

TO: Distribution
.
DATE: March 21, 1974
FROM: Craig Nudge


DEPT: 11 Engineering
EXT: 5064 LOC: 1-2

SUBJ: Initial Feedback on Chapter Scheme

VAS MEMO \#2

1. Problems
(1) External representation of a process's loaded image will need to be an encoding of the internal representation because of the tagged stack. Needed, for example, in swapping out a process.
(2) References to the tagged stack will not necessarily be through R6, e.g..

MOW SP, RD
ADD (RD)+, B
Hence, the implementation must be able to recognize this.
2. Suggestions
(1) The tag needed for stack entries could be bit 0 ( $P C\langle 0\rangle$ is redundant on the stack).
(2) Allow 32-bit addresses in indirect addressing and use bit 0 as tag.
(3) Make mode 5 do something useful.
3. Clarifications
(1) Index mode, $X(R 6)$ goes through the stack entries one by one to the $X$ 'th one.
(2) Rules for addresses in the registers:
a. registers always hold 32 bit address
b. loading a register always fills 32 bits
(a) Memory to register
i. MOV:
c $\longleftarrow$ current chapter
ii. LA:
c $\longleftarrow$ high $1 \dot{6}$ bits of operand
(b) Stack to register
i. MOV when stack entry is short: $c \longleftarrow$ current chapter long: $c \leftarrow h i g h ~ l 6$ bits of entry
ii. LA " "
" " long:
"
" short:
error
(c) Register to register Long address to long address

## Distribution

Bruce Delagi
Bill Strecker
Dave Rodgers
Ron Brender
Ed Marison
Jega Arulpragasam
John Levy
Bill Demmer
Len Hughes
Bob Gray

SUBJECT: Protection and Relocation for the DATE: September 28, 1970 $11 / 25$

TO:
cc: Bruce Delagi

FROM:

DEPARTMENT:

Let me thank Bruce for getting this proposal memo out into the open. Three comments (so far):

1. This subject (I believe) is a lot more important than an issue like floating point data format or a calling sequence for subroutines because it affects all software (monitor, I/O, translators, utilities, and all user-written programs). Therefore, can we hurry and get a small group together to really consider it and make sure it's right in the same way the two committees worked on floating point? Getting a group together won't harm the $11 / 25$ schedule if, say they're given the guideline of having about the same amount of hardware ( $\pm 2$ registers). In fact, I believe it will speed up the $11 / 25$ 's by about 6 months, because it will force the monitor structure to be outlined - and thus the software will be able to use the hardware instead of having to be written in spite of it.
2. At least make the 3 segments (register pairs) have control bits to indicate whether a segment is read-only, read-write, execute-only, or stack. In this way you aren't stuck with the program organization Bruce is dictating by his hardware registers. Since Bruce's comments deal with time-sharing, I assume that's the program structure on the PDP-10. We've gone through a fair amount of pain to modify the structure to allow several independent programs to access common data. Also, I would hope the problems on the 10 , like not being able to swap a program doing I/O, are solved with this organization. (For process control this seems very important because it allows programs to be brought into core and executed only when there's data ready in an I/O area.) Finally, the biggest single problem of the 10 monitor is its size. This is partially caused by the fact that $I / O$ can only be done in the monitor (in monitor mode). Therefore I would hope that user written I/O control programs (e.g. disk, special I/O) are permitted. These routines do work for other user programs, placing results in the calling user's area.
3. I hope to have an extensive alternative proposal which uses the same amount of hardware. bwf

# interaffice MEMDRANDUM 

DATE：October 14， 1970

SUBJECT：Protection and Relocation for the $11 / 25$

Tロ：Gordon Bell FROM：Van Diehl
Bruce Delagi
PDP－ll Coordinating Committee
Ken Stapleford

I am very much in favor to get together and discuss the above subject，fundamental for the structure of the real－time monitor we will be writing for the PDP－ll／25．In fact，a real－ time multiprogramming system with background－foreground capabilities that does not have a good hardware protection scheme，i．e．，protects any task or executive from being destroyed by the running task and at the same time does allow a good management of common＇s and Global Common has very restricted market potentials．

The subject of data queuing in a multitask system is also a very important subject that has not been solved by the competition， exclusion perhaps of the IBM－1800 MPX．

Because the architecture of the $\mathrm{PDP}-11 / 25$ real time monitor that we are presently specifying is so dependent in these ideas， I will like very much that we get together ASAP to make sure we are going in the right direction．

WD ：
CS


Gordon BeliV
Duck Clayton
Julius Marcus
Bruce Delagi
Ken Hughes
Peter Van Roekens Hank Krejci
$\sqrt{N}$
$T E$ ER OFFICE MEMORAND UM

0342
DATE: JUIY 16, 1973
EROM: A1 Avery


JUL 171973 188

POP -11 EXT : 2543

SUBJ: PDP-11/45 PROCESSOR AS A VIRTUAL MACHINE

Attached is a proposal from the computer science Department at UCLA, outlining the virtues of the $11 / 45$ as a virtual machine. Also attached is a quote from CSS, which was completed after a meeting with Dr. Popek and Lou Nelson of UCIA.

The major question here is, as you can see from Dr. Popek's letter, is Digital interested in some kind of joint venture? If yes, to what (financial) extent? We should really consider this from a programming as well as hardware standpoint. Dr. Poper feels that the modification which they have proposed will greatly aid in the programming of such a system.

Please let me know your views quickly, as Dr. Popek has to make a decision. Their sigma 7 has been cancelled and will be removed in late December. They have a slot reserved with the communications product line so that the time they are without a machine is minimized.
mc
Attachments



COMPUTER SCTENCE DEPARTMENT SCHOOL OF ENGINEERING AND APPLIED SGIENCE LOS ANGELES, CALIFORNIA 90024 3532 Boelter Hall

Mr. A1 Avery
Digital Equipment Corporation
Maynawd, Massachusetts

Dear A1:

I have enclosed some material regarding our recent discussions conceming the PDP-II. One of the papers is a general discussLon of the modifications that we had proposed. The note concerning the value of security and virtual machines will, I hope, be of use to you in your internal marketing discussions. The paper by Buzen and Gagiiardi discusses a number of the desirable features of virtual machine architectures that are mentioned but not elaborated upon in my note.

I might point out the context in which this effort is taking place at UCIA. The project is under my direction. I am a newly arrived faculty member. It is being initially funded in a limited fashion by seed money in the existing ARPA contract here. As a result, Iarge sums cannot be justified until we have shown enough progress to submit new funding requests. So for example, even a quarter of your quotation would greatly strain my resources.

I feel quite strongly, however, that we are providing you with rather well thought out and viable ideas. A not insignificant gesture on the part of DEC would be appropriate in return. suppose we paid for the actual modification cost, plus a small fraction of the design overhead. Then for example, extra storage would allow us to develop the teaching application mentioned in my note.

It would be unfortunate if we must look elsewhere, since our progress would be set back by the task of recruiting new funding as well as establishing a rapport with another manufacturer. I look forward to your reply.
R. Kahn
I. KIeinxock
I. Cohen

CUSTOMER: $\qquad$ YC' A DEPT./RFQ/CONTACT: $\qquad$ nx. Gexry Popels

SALES OFFICE: $\qquad$ West Los Angeles SALESMAN: $\qquad$
INQUIRY BY: $\square$ OTHER $\qquad$
MARKET AREA: $\square$ Commanicationsttab COMPUTER LINE $\square$ $11 / 45$

INTENDED SYSTEM APPLICATION $\qquad$ Computer Sclence

INOUIRY:
Modify popell/4s Rtocessor to Vixtual Machine per attached technical descriptlon. Rakerence meeting June 12, 2973 betwoen DF. Qexry popek and Lou Nelwon of VCLA and DEC css mingineexinge

QUOTATION:

1) $\$ 28,700$ 1st unit
\$ 4,700 Each addetional unit

Delivary requestad in December 1973

PREREQUISITES: $\qquad$
DELIVERY ESTIMATION: Delivery is estimated EDOV Months following formal acceptance of customer purchase arder; firm commitments are established upon acceptance of P.O.

CSS QUOTE EXPIZATION: All quotation commitments to both the salesman and customer expire M. $\qquad$ 8 D $\quad 27, \times 1973$. Extensions must be requested.

TERMS \& CONDITIONS: DEC standard terms and conditions as modified by CSS rider apply unless otherwise specifically negotiated.


The followifg list bilully atositibe: the PDP-11/45 modifications which DHC widl sapply to U.C.L.A.

1. A progrimmable reqfot.i will bu supplied to enable/disable the following facilma: A swilin lo over-ride the register will also be suppliod. When the special features are disabled, the CPU will run like standard PDP-11/45.
2. The following instructions will cause reserved instruction traps when exocuted in usar or supervisor mocto:
```
RESE!
WAI!
K'PI
<<l"j
ふ1
M'I'S
M'IP1)
MFP1
MPPD
```

(Note that "HALT" Alredily traps)
3. A register will be provided such that the kernel mode program servicing the traps described in (2) above can read the encoded resorved instruction as a 4-bit word index, such that immodnitud dispatch to the proper service routinc can be made. alnis will save the software from having to decode tho instructions.

UCLA
4. An offset for vectors used for traps and interrupts from user mode will be provided, such that traps and interrupts from kernal or supervisor mode will trap to the normal vectors and traps and interrupts from user mode will trap to the normal vector plus the offset. The offset will be set at $1 \varnothing \varnothing \varnothing$ (octal) unless otherwise specified. Example: the supervisor tries to execute a priviledged instruction and so will trap using vector $1 \phi$ in kernal space. A user program trying to execute the same instruction would trap using a vector at $1 \varnothing 1 \varnothing$ in kernal space.
5. A "User Stack Limit" register will be provided to operate similarly to the kernal stack limit register. Any usermode stack operation below the limit will be allowed to complete but will cause a "Memory Management" (segmentation) trap (as opposed to an abort).
6. The registers supplied on the Unibus for control of the option are shown in figures 1,2 and 3.

15

| USL ERR | PRV <br> EKR | USL | TRO | VMX |
| :---: | :---: | :---: | :---: | :---: |
|  |  | ENB | ENB | ENB |

Bit
$\qquad$
$\varnothing$
1
2
7

15
2
7
USL.ENB
PRV ERR

Description

> Virtual Machines Extensions Enable When set, enables the trapping of the instructions specified in 2 above.

Trap Offset Enable -- Enables the
spucial user trap offset. special user trap offset.
User Stack Limit Enable
Priviledged Instruction Error --
One of the special priviledged instructions caused the trap to 10.

User Stack Limit Error --
User Stack Limit caused segmentation trap.


Instruction
RESET
WAIT
RTZ
RTT
SPL
MTPI
MTPD
MFPI
MFPD
Unassigned

Code*
1
2
3
4
5
6
7.

10
11
ø. 12-17

4

## $\omega$

* (Assignments Tentative)


## FIGURE 2

PRIVILEDGED INSTRUCTION ENCODING REGISTER


FIGURE 3
USER STACK LIMIT REGISTER
880
(The following discussion assumes the reader is familiar with the introductory material presented in "Part of a Proposal for the Design of a Certifiably Secure Multiuser Computer Facility".) These remarks are intended to more firmly specify our proposed modifications to the PDP-11/45.

Several hardward modifications are necessary to the PDP-11/45 in order to make it virtualizable. The sensitive instructions that must trap are the following:

## RTI

RTT
WAIT
RESET
SPL
MFPI
MTPI
MFPD
MTPD
That is, an attempt to execute these instructions in other than kernel mode should cause a privileged instruction trap to one of the reserved locations, similar for example to the way HALT is treated. These modifications are absolutely necessary in order to construct a virtual machine monitor.

From the point of view of efficiency, it would also be useful to have a stack limit register operative in supervisor and user
modes, protected by the memory segmentation hardware. If such a register existed, it would not be necessary for the VMM to simulate one, likely to be an awkward, inefficient and time consuming effort. One might consider, as a fail back option, simply making the cument register active in supervisor and user mode rather than kemel mode, and set a fixed boundary for kernel mode. By providing Such a register, the task of simulating its existence essentially vanishes, leading to a simpler.VMM.

The third modification is also related to efficiency. In the standard architecture, the state (user, supervisor, kernel) in which the orocessor is found after a trap occurs is taken from the appropriate trap vector, but there is no way that the new state can be a function of the old state. That 1s, the state of the processor after trap Is set by the single appropriate vector, regardless of whether the machine bad been in supervisor or user state when the trap occurred.

In order to make the new state depend on the old, we propose that there be a second set of trap vectors: one set to be used by the hardware when a trap occurs in user state, the other when it occurs in supervisor state. It was mentioned at the meeting that a simple implementational approach would be to OR a bit into a high order position in the trap address if the trap originated in one of the states; with no new action if it originated in the other state. Such an implementation implies that all trap vectors will be located In kemel virtual space, which seems like a reasonable decision: The utility of this change is discussed in the next section. It was also mentioned by w. Weiske that adding a second set of trap vectors and switching the action of the stack limit reglster
from kemel to supervisor/user modes requires another minor change. The fixed stack limit in kernel mode should no longer be 4008 , since at least 5008 locations have already been used for traps. Hence that fixed boundary should be higher, probably double the old.

The last major aspect of these modificaitons is the following. They should all be activated by a programmable switch, a bit perhaps that is located in a place where it can be simply protected. Depending on the value of that switch, the machine either acts as an unodified or modified PDP-11/45: all the modifications are either disabled or active.

The possibility of a manual toggle switch override was mentioned at the meeting. We suggest that it be a three position switch: standard machine, extended machine, under program control.

In this fashion, software for standard machines, including test and diagnostics, can be run without any changes to them. It also allows us to run standard software during the development of the kernel and VMM.

To help the modification of the hardware along, it seemed useful to set down more specifically in everyone's mind our proposal as we see it. I hope that the preceding discussion helps to serve that purpose.

The following remarks attempt to motivate some of these changes in a general, conceptual fashion by sketching the intended structure of the software to be built.

Remarks on the Hardware and System Software Design
As noted in the proposal, the goal is a secure multiuser system, and the approach includes the construction of an operating system
subnucleus, called a kernel, and a virtual machine monitor (VMM) layered over that kernel. The VMM will produce virtual PDP-11/40 environments, in which standard software can be run. Intended uses include ANTS, D1gital's DOS, and other operating systems. The practicalities of making virtual machines available to students at UCLA for teaching purposes has also be raised.

Here "virtual machine" is being used in the sense of the hypervisor monitors of IBM's 370 or $\cdot C P^{-}-67$. The decision to produce PDP-11/40s rather than PDP-11/45s is based on the relative ease of the former task compared to the latter. The PDP-II/40 is a relatively simple architecture, with two states ("kernel" and "user") and no segmentation hardware for the time being. In contrast, the PDP-11/45 has three states and rather complex memory management hardware. Just switching from one user to another in order to multiprogram, for example, requires saving a great deal of information.

In order to virtualize the memory management hardware, in addition to having facilities to save virtual memory management information, it is necessary for the sake of efficiency to have the actual hardware contain the result of the composition of two memory maps: one performed by the VMM and the other by the currently running operating system. Managing these fairly formidable details was considered to be a relatively low priority item. While practical and desirable, it is not necessary at first, since PDP-11/40 environments are quite acceptable for the currently envisioned applications.

Extending the VMM to yield PDP-11/45 environments will be contemplated at a later date. The recusion that can resuit (runing
copies of the kernel and VMM in a particular VM) is of use for several reasons. Debugging new VMMs and other such advantages are mentioned in the literature. In our case there may also be the value of a finer division of protection, since the kernel is now running in a given $V M$, and can in a reliable fashion divide up and control the information units allocated to it by a kernel running above it. The structure is illustrated in the accompanying figure.

The three states of the PDP-11/45 will be used as follows. The kernel program will run in kernel state, the VMM in supervisor state, and all other programs in user state.

The kemel program will be the object of a great deal of attention if it is to be proven correct. It is critical that the kernel be as small as possible if a reliable correctness proof is to be constructed. As much as possible then the kernel will contain code relevant only to protection. Other concerns will be relegated to the VMM.

For this reason for example, one does not want all traps to go to the kernel. but rather only those relevant to access control. In our system, practically all traps generated by an operating system (running in real user mode) will be handied by the VMM. This view motivates the desirability of having the destination of a trap depend on its origin. If separate sets of trap vectors were not available, then all traps would go directly to the kernel program, and it would then be necessary to have kernel code to reflect some of the traps out to supervisor state to be handied by the VMM. The presence of that code unnecessarily complicates the kernel and makes the task of proving correctness more difficult. It also decreases the efficiency of the system.


Notes on the value of Security and Virtual Machines

$$
\begin{array}{r}
\text { Gerald J. popek } \\
\text { July } 11,1973
\end{array}
$$

In other notes [1], a research effort to produce a provably correct operating system subnucleus has been proposed at UCLA. Briefly, the goal of that research is a general examination of the task of constructing secure multiuser systems, but for the short term, this view is much more specific: developing a simple multiusex computer system with elementary sharing Eacilities that can be certified secure. The approach is described elsewhere, $[1,2]$, but basically the idea is to design and prove. correct an opefating system subnucleus, called a kernel. Then a virtual machine monitox will be layered over it. In this Eashion, the amount of code to be produced and verified is small relative to an operating system, and hence a practical task. Since the virtual machines produced can host operating systems, all of the functionalities provided by such systems;user services and the like, are also available. Hence the result is expected to be a relatively inexpensive, highly secuxe, useful system. The virtual machine approach has several values apart from its simplicity, however. General values such as allowing the development of operating systems; providing for concurrent running of multiple operating systems, of many test ana diagnostic programs; and aiding in program transferability are commercially recognized; and are discussed for example in a paper by Buzen and Gagliardi [3]. That these points of view apply specifically to the "smaller machine industry" is illustrated
by the following examples.

```
    Jim Hart at the NASA Ames Research Center at Moffet Field
has expressed an interest in running multiple operating systems,
ANTS (the ARPA Network Terminal System) in one virtual machine
and the software for a graphics station in another. A virtual
machine approach would allow him to do so without expensive
adaptations of ANTS or the graphics software, especially con-
sidering that at least one of, these is purchased and maintained
commercially.
    In some university environments, as at the University of
Waterloo, there is also a teaching interest. Because of costs,
protection problems, and the like, it is generally not possible
to give students "hands on" experience with real hardware of
significant complexity--that is. of hardware for example which
can host modern operating systems. The PDP11/40; the goal
virtual machine in the current UCIA proposal, has essentially
those characteristics. It is a multistate machine, to which
some form of memory management is easily added. Hence the vir-
tual machine system could be made available to students for the
purpose of teaching operating systems ideas for example, at
the same time that other production operations are going on.
For example, both ANTS and student applications are expected,to
make relatively light demands on CPU time; in the case of teach-
ing, it is primarily the logical completeness that is required.
Hence the practical nature of such an application seems very
likely.
```

The preceding sketch illustrates another facet of the utility of "virtual smali machines". The incremental cost to provide virtual machines for teaching pumposes is likely to be quite small. More executable memory; some secondary storage, some terminals are likely ali that is necessary. It might be possible for a computer science department to raise the modest sum necessary to piggyback its needs, while the purchase of any complete system remotely similar in pedagagical value is out of reach. This ability to intimately share the computer resources concurrently. without logically interfering may well allow several users to band together. to share costs, who. could not have justivied the purchase os hardware that woula otherwise only be theixs for say six hours per day. The logically complete machine has efEectively hadits cost cut significantly, putting it within reach of more people.

This commercail viability of the virtual machine design is emphasized by IBM's VSl and VS2 operating systems for VM370. However, the motivating force benind the UCIA research is not primarily in VM design, but rathex concerns security. Interest in secure systems has of counse grown significantiy in recent years; the military, commercial, and academic markets a21 show concenn. Research is currently being carried out at a significant level. IBM has committed $\$ 40$ miliion, and various government agencies are also spending sizable amounts. Some of this attention has been directed at large centralized operating systems, but as networking continues to grow, the problem proliferates A major network (wWMCCS) being designed for the
mixitary has security as one of its major concerns, and includes
a number of small machines. Commercial networks (and concepts
of legal liability for leaks) are already beginning to develop.
To aid in the broader aspects of our research, the design
of the security kernel at UCLA is intended to be faixly general.,
although for the time being some of that generality will not be
exploited by the virtual machine monitor. Hopefully, it will
shed light on and be adaptable for other security problems.
In closing, note that the hardware modification are necess-
ary for virtualization, not security, although in our case the
two are closely tied.

## Bibliography

1. Popek, G. J., "Part of a Proposal for the Design of a Certifiably Secure Multiuser"Computer Facility"
UCLA, May 1973

Popek, G. J., "Correctness in Access Control", ACM National Conference, August 1973 (Atlanta, Georgia)

Buzen, J., and Gagliardi, U., "The Evolution of Virtual Machine Architecture", AFIPS National Computer Conference, June 1973 " (New York, New York)

Gordon Bell
Dick Clayton Bruce Delagi Dave Parnas Bill Wulf
D.ATE: October 14, 1970

FROM: Ad van de for Larry Wade

This memo contains a very preliminary description of a segmentation scheme for the PDP-ll family.

The scheme attempts to accomplish the following:

1) Increase the user's virtual address space to $2 \uparrow 24$ bytes $=$ 4 million bytes.
2) Give a hardware definition of the "working set" model.
3) Implement "sharing" and"protection".
4) Allow processes to handle private I/O devices.
5) The scheme is usable with or without paging.
6) Provide efficient protection between processes and different segments in a process.
7) Provide storage efficiency by allowing a large range of segment sizes.
8) Allow the user to work in virtual space only.
9) Provide a physical address space of $2 \uparrow 25$ bytes $=$ 8 million bytes.

The address generated by the PDP-11/20 is a l6-bit byte address. The bigger members of the PDP-ll family will interpret this address (now a virtual address) as a two dimensional (segmented) address as shown in Figure 1. The l6-bit virtual address "VA" ' ' is divided into two fields:

1) The Working Segment Field "WSF". Thịs 3-bit field determines which of the 8 working segment registers "WSR's" has to be used to form the physical address of the data or instruction. The WSR's contain, among other things, pointers to the beginning (i.e. word 0) of a segment. Appendix A lists some reasons for considering 8 WSR's adequate.
2) The Displacement Field "DF". This is a l3-bit field which contains an address relative to the beginning of a segment. This allows for segment sizes of up to 8 K bytes.


FIGURE 1. Intepretation of a Virtual Address.

The formation of a Physical Address "PA" is shown in Figure lA. The (WSF) of, the VA is used to address one of the WSR's. The Segment Address Field "SAF" of the addressed WSR is used together, with the $(D F)^{l}$ to form the PA. The PA is, as will be shown later, a 25-bit byte address.

The 8 WSR's can be loaded with Segment Descriptor Words "SDW's" from the Segment Table "ST" under control of the process.

1 Note: (X) means "the contents of $X$ ".

VA


```
VA = Virtual Address
PA = Physical Address
WSF = Working Segment Field
DF = Displacement Field
WSR}\mp@subsup{\textrm{i}}{\textrm{L}}{= Working Segment Register i
SAF = Segment Address Field
```

Figure 1A. Formation of a Physical Adäress

### 1.1 The Segment Descriptor Word

The Segment Descriptor Word is a double word (32 bits) containing information relevant to a particular segment. It contains 5
fields as shown in Figure 2. Detailed descriptions are given in subsequent sections.
1). Use and Validity Field "UVF". This 4-bit field is the only field which is subject to change during execution of
a segment. ${ }^{1}$ The UVF consists of two sub-fièlds:
a) The Use Field "UF". This is a l-bit field which indicates whether the segment has ever been used.
b) The Validity Field "VF". This is a.3-bit field describing the validity state of segment. These states will be discussed further on.
2) Software Use Field "SUF". This 4-bit field allows for 16 encoded states four of which are assigned already and describe the movability and size flexibility of a segment.
a) Move Freely (can be swapped out).
b) Move in core only (cannot be swapped out).
c) Do not move (specifically for segments containing I/O addresses).
d) Do allow size changes (e.g. for the stack segment).
3) Access Control Field "ACF".

This is a 3-bit field describing whether Read, Write and Execute are allowed.
4) Segment Length Field "SLF". This is a 5-bit field describing the length of the segment.
5) Segment Address Field "SAF". This l6-bit field contains a pointer to physical word 0 of the segment.

### 1.1.1 The Validity States

The 8 possible validity states are encoded in the validity field VF. These 8 states are listed in Table l'below. The column "core assigned" indicates whether any physical core has been reserved: The column "core valid" indicates whether the assigned section of core contains valid information. The column "valid copy" indicates whether a backup copy (on the disk/drum) is availạle.

In order to get a better understanding of Table 1 , the state transitions of Table 2 should be consulted.


```
SDW = Segment Descriptor Word
UVF = Use and Validity Field
SUF = Software Use Field
ACF = Access Control Field
SLF = Segment Length Field
SAF = Segment Address Field
```

Figure 2. Layout of a Segment Descriptor Word.

|  | $\begin{gathered} \text { CORE } \\ \text { ASSIGNED } \end{gathered}$ | $\begin{aligned} & \text { CORE } \\ & \text { VALID } \end{aligned}$ | VALID COPY | TRAP AFTER WRITE | COMMENT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | No | , | No | $\cdots$ | Empty Segment |
| 1 | No |  | Yes |  | Segment on backup storage |
| 2 | Yes | Yes | No | $\mathrm{No}$ | Core copy <br> only |
| 3 | Yes | No | No | No | Core reserved for segment |
| 4 | Yes | No | Yes | No | Core reserved \& backup copy available |
| 5 | Yes | Yes | Yes | No | State after transfer from backup |
| 6 | Yes | No | Yes | Yes . |  |
| 7 | Yes | Yes | Yes | - Yes |  |

Table 1. The 8 Validity States

|  | READ OR <br> EXECUTE | WRITE |
| :---: | :---: | :---: |
| 0 | 0 <br> Trap | Trap |
| 1 | 1 <br> Trap | 1 <br> Trap |
| 2 | 2 | 2 |
| 3 | Trap | 2 <br> 4 |
| 5 | 5 | 2 |
| 6 | Trap | 2 <br> Trap |
| 7 | 7 | 2 <br> Trap |



$$
\begin{aligned}
\text { NOTE: }: & R=\text { Read or Execute } \\
& \text { W = Write } \\
& \text { Trap is an ACTION - not } \\
& \text { a state. }
\end{aligned}
$$

Table 2. $\frac{\text { Validity State Transition Table \& }}{\text { Flow Diagram }}$

The access control state of a segment is described in the 3-bit access control field "ACFi". Table 3, below, shows the 8 states.

|  | READ | WRITE | EXECUTE | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\infty$ | $\bigcirc$ | $\infty$ | This state allows for passing segments |
| 1 |  | $\bigcirc$ | X | Execute only segment |
| 2 | R | W | R | Write only segment |
| 3 | $\checkmark$ | W | X | Useful? |
| 4 | R | $\infty$ | $\bigcirc$ | Read only data segment |
| 5 | R | $\cdots$ | X | "Normal" shared segment |
| 6 | R | W | $\bigcirc$ | R/W Data Segment |
| 7 | R | W | X | "Garden Variety" Segment |

Table 3. Access Control States

### 1.1.3 The Segment Length

This is described in the 5-bit segment length field "SLF". Small segments are incorporated for storage efficiency and to allow for "private•I/O", e.g. to. allow users in a time-sharing system to have their own I/O devices. The meaning of the encoded bits is as shown in Table 4 below.
$(S L F)=0$ means that the segment descriptor word, is void, i.e. it does not describe a segment.
$(S L F)=15$ indicating a shared segment, means that the SDW points to a string of SDW's. (of length 1 or more) the last one of which contains the actual length of the segment. For the smaller segments the length is a power of 2 . The bigger segments, however, have a size which is a multiple of 256 words for storage efficiency reasons. (See Section 5.0)

The maximum size of a segment can be derived from the 13-bit displacement field of Figure 1. By requiring that any item in the segment be direct, byte addressable the l3-bit displacement has to be interpreted as a l3-bit, byte address, limiting the maximum segment size to $2^{12}=4096$ words.


Table. 4. Interpretation of the Segment Length.

### 1.1.4 The Segment Address

The physical address of the first word (i.e. word 0) of the segment is contained in the l6-bit segment address field "SAF". The interpretation of this l6-bit quantity is as follows.

1) If $1 \leq(S L F) \leq 8$ then the l6-bit quantity is interpreted as a word address. This means that "small" segments (i.e. those with a length between 1 and 128 words) have to be located in the first 65 K words of core memory.
2) If (SLF) > 15 then the 16-bit quantity is interpreted as a "page address", i.e. an address of a 256 word quantity. This allows for a maximum physical word address of $2 \uparrow 16$ * $2 \uparrow 8=2 \uparrow 24$ words or $2 \uparrow 25$ bytes.

### 2.0 Layout of the Segment Table

The Segment Table "ST" contains all the segment descriptor words "SDW's" belonging to a certain process.

The ST, itself, is a segment and its maximum size, therefore, is limited to $2 \uparrow 13$ bytes $=4 \mathrm{~K}$ words. Considering the length of a SDW ( 4 bytes) the $S T$ can contain $2 \uparrow 11=2 \mathrm{~K}$ SDW's maximally. This gives a maximum virtual memory per process of: (max. segment size) * (max. \# of segments) $=2 \uparrow 13 * 2 \uparrow 11=2 \uparrow 24$ bytes.

The layout of the $S T$ is shown in Figure 3. The top 16 words of the ST are not used to store SDW's for reasons to be explained later. Currently these words are used as follows.

1) The first 8 words (W0-W7) are used to contain Segment Numbers "S\#'.s". A S\# of $j$ in Wi of Figure 3 indicates that WSRi is loaded with SDW\#j. So the S\#'s loaded into W0-W7 of the ST indicate the SDW's the WSR's are loaded with. Because the maximum \# of SDW's in a ST is $2 \uparrow 11$ a $\mathrm{S} \#$ does not have to be bigger than 11 bits.
2) Word $\# 10_{8}$ (WIO) contains the stack pointer (R6) when the process is inactive.
3) The remainder of the words (Wll-Wl7) are reserved for software use.


Figure 3. Layout of Segment Table

This process has the authority to allocate and de-allocate resources in the system. Core management and the creation. and deletion of segments belong to its responsibility. This is the ', only process which is allowed to add, delete, or modify ST's and SDW's." Other processes have no control over their ST and SDW's.

Every process in the system is completely specified by its ST. When a process is in control, a hardware register, the Segment Table Pointer "STP", points to the ST of the process. The STP is a 2l-bit register (see Figure 4) and has the same layout as the low order 21 bits of the SDW of Figure 2.

STP

| 5 | 16 |
| :---: | :---: |
| SLF | SAF |

SLF $=$ Segment Length Field
STP = Segment Table Pointer
SAF $=$ Segment Address Field

Figure 4. Layout of the Segment Table Pointer "STP"

The MCP has a special segment, called the Segment-Segment Table, "SST", which contains Segment Table Descriptor Words "STDW's" pointing to all processes in the system, including the MCP. The location of the SST is known to the MCP because
it is one of its segments. Figure 5 shows the layouts of the different tables. The SST contains M STDW's indicating that there are $M$ processes in the system.

Process 0 "Pr,O" is the MCP. Note that the SST is the first segment in the MCP's ST and is therefore under complete control of the MCP. It is quite obvious that the SST should not be a shared segment. The process in control is Pr. l because the STP (Segment Table Pointer) points to it.
it is one of its segments. Figure 5 shows the layouts of the different tables. The SST contains M STDW's indicating that there are M processes in the system.

Process 0 "Pr.O" is the MCP. Note that the SST is the first segment in the MCP's ST and is therefore under complete control: of the MCP. It is quite obvious that the SST should not be a shared segment. The process in control is Pr. l because the STP (Segment Table Pointer) points to it.


Figure 5. Layout of SST and ST Tables.

Interruptability
Fast interrupt response is a requirement especially because the machine might be used in real-time applications. The state of a running process is determined by the following:

1) The program counter "PC"
2) The stack pointer "SP"
3) The program status word "PS"
4) The location of the ST which is the (STP)
5) The contents of the 8 WSR's
6) The contents of the accumulators "AC's"

The interrupt response time can be divided into two groups:

1) The time needed to save the current status, called "Save Time".
2) The time needed to set up the new status, called the "Restore Time".
4.1

Reduce Save Time
In order to reduce the Save Time, the following two facilities are introduced:

1) The saving of the AC's is done optionally through Save AC's bit "SAC" in the PS word (see Figure ).
2) The saving of the WSR's is made not necessary because of the scheme discussed below. In order to allow for this, two requirements have to be satisfied.
a) Duplicate copies of the contents of the WSR's have to be available in core memory.
b) Knowledge as to which SDW's are 'loaded in which WSR's has to be available to 'allow for a correct restore operation.

Part a) is satisfied by guaranteeing that the (WSR's) are always the same as the corresponding SDW's in the ST. This can be done relatively easily at the expense of very little overhead because the SDW's do not change very often when they are loaded in the WSR's. Only 4 bits of the SDW can change while a "segment is working"(i.e. loaded in a WSR). These are the Use and Validity bits (see Section l.l)
al) The Use bit changes, at most, once while the segment is working, namely when it is used the first time.
a2) The validity bits can change only a few times after which they end up in a stable state or cause a trap (see Table 2).

Because the changes mentioned under al and a2 are so infrequent, they are made in the WSR and the corresponding SDW simultaneously (i.e. in a non-interruptable sequence).

Part b) is satisfied by reserving in the ST 8 words which contain the SDW \#'s loaded in the corresponding WSR's (see Figure 3).

The additional requirement in loading a WSR is that the SDW \# has to be loaded in the corresponding entry in the : ST.

### 4.2 Reduce the Restore Time

The restore time can be reduced by

1) Conditionally restore the AC's. This is done through the Restore AC bit "RAC" in the PS word (see Figure 4).
2) Selectively, restore the WSR's. This is done through an 8-bit mask, the Restore WSR mask "RWSR", in the Virtual Memory Descriptor "VMD" of Figure 5.
3) Conditi onally Change Address Space. This is done through the change address space bit "CAS" in the VMD. The exact operation of this bit needs some more work. ,

```
SAC = Save AC's
RAC = Restore AC's
    P = Priority
    \(T=\) Trace
    N = Negative
    \(\mathrm{Z}=\) Zero
    \(\mathrm{V}=\) Overflow
    C = Carry
PS = Program Status Word
```

Figure 4. Layout of the Program Status Word

### 5.0 Interrupts and Traps

The interrupt and trap vectors, as currently exist on the PDP-11/20, have to be redefined in order to guarantee efficient operation. Instead of the "old" interrupt/trap vectors consisting of a PC and a PS.. word, we will now have a Virtual Memory Descriptor "VMD", see Figure 5. These VMD's are located in physical core, . they are also 2 words long, and can therefore replace the interrupt/trap vectors.

The VMD contains all the information necessary to start a process operating in virtual memory, rather than interrupt/trap handlers operating in physical address space. The above feature allows processes to handle their own interrupts/traps.

| 8 | VMD |
| :---: | :---: | :---: | :---: | :---: |

VMD = Virtual. Memory Descriptor
RWSR = Restore Working Segment Register Mask
CASF = Change Address Space Field
STLF $=$ Segment Table Length Field
STAF $=$ Segment Table Address Field
Note: The STLF is similar to the SLF. The STAF is similar to the SAF.

Figure 5. Layout of the Virtual Memory Descriptor

The saving of the state of an interrupted process consists of the following steps.

1) Test the SAC bit in the PS (see Figure 4) and conditionally push the AC's on the stack of the interrupted process.
2) Push the PC and PS on the stack of the interrupted process.
3) Store SP in $\mathrm{WlO}_{8}$ of the ST of the interrupted process.
4) Invalidate the WSR's by clearing them. This is to safeguard the interrupting process from accidentally being able to access the interrupted process's VM space.

Restoring the state of the interrupting process consists of the following steps.

1) Store (STP) in a temporary location "TSTP".
2) Pick up VMD from interrupt/trap vector and store it in the STP.
3) Store (TSTP) in W12 and Wl3 of the ST of the interrupting VM space.
4) Restore R6 from Wl0 of the ST of. the interrupting process.
5) Pop PS and PC.
6) Test RAC bit of popped PS and conditionally restore the AC's by popping them from the stack.
7) Selectively restore the WSR's under control of the RWSR mask in the VMD.
6.0 Indirect Addressing and Shared Segments

Instruction as well as data addresses are virtual`addresses "VA's". Because the (WSF's) ${ }^{l}$ can be different for instructions and data, instructions and addresses can come from different segments The two possible cases for direct addressing are shown in Figure 6.

### 6.1 Indirect Addressing

Indirect Addressing is handled in a way very similar to direct addressing. Now, however, three VA's are generated: 1 for the instruction; 1 for the indirect address; and 1 for the data. This leads to the five possible addressing cases shown in Figure 7.
${ }^{1}$ see Figure 1 and IA.


Case 1
Instruction \& Data in same Segment


Case 2
Instruction \& Data in different Segments

Figure 6. Direct Addressing Cases


Figure 7. Indirect Addressing Cases

TITLE:
Ppoteotion \& Relocation for the PDP-11/40

```
PDP-11/40 Techmical Memo #29
```

AUTHOR: Ad van do GOop Robert Gray
$\mathrm{K}, \mathrm{C}$. wuang
OATE: Maron 3.1971
REVISION: O OSSLETE: Memo \#29 Feb 24. 1971
INDEX KEY: Relocete/Protect
Segmentation
DISTRIBUTION: PDP-11/40 Group
Van Diohl
Ken Staplefora
Hank Spencer
John 4lttol
Gordon Ball: CMU
Dayla parnas: CMU
Nick Pappas

ABSTRACT

The memory mapoing ar relocate protect scheme proposed for the $11 / 40$ is essentlally a segmontation scheme. it is designed in such a way that it Is upwards compatible with the $11 / 60$ scleme and does not presume or dictate a partioular use.

The scheme provides for a physical address space of 2 ¹ and a maximum active virtuel address space of 2 ap byyes, The total virtual address space (l, e. the length of the segnent table) is determined under software control.

The active viptual address space can be divided into g segments. The size of each sagment can vary from 1 to 10 pages i 1 page $=256$ wopds). protection and relocatlan are provided on the segment leyel.

An Implementetion of the relocate/ppotect ontion is proposed. It WIII flt on two QUAD boards, 16 ACTIVE SEGMENT pegisters and 4 STATUS reglsters will be providad. A hardware ald is proposed to hels pecover from NON=RESIDENT faults. Appemdices contain suggested recovery poutines.

```
Protection & Relooation for the PDP=11/SD
Implementatlon ppoposal: Maroh 8,197%
```


## PREFACE

This document is intended to provide a detalled description of the pelocate/protect scheme belag designed for the PDP-1/40. It fupther is belng used as a "working" set of gingineering speciflcations, As such It will ultimately become the text for the "Englneafing Specifications" and the "Maintenance Manual".

Now In Revision C ape:

1. Segment Length Fiold and Segment Address Fleld deseriptions.
2. Seetion 1.2 "Segment Fault Aotion
3. Use of SSRO bit 7 to enablefalsable Memopy Management Trapping.
4. Storing of TPAP Vectors in SSR2
5. Section 7,2 Addpess bits 16 and 17
6. Sections 9.14 and 9.15 Console communication
7. Section 7,3 Addpess Asslgnments
protection \& Relocation for the POP-11/40 ImDlementation ppoposal

March 8.1971

## ソ. 0 INTRODUCTION

This meno is intended to be a preilimary desorlotion. Many detalis have yot to be worked out. It is our intention to revise this document prom time to tlme with the additional detall.

Because this is a living document. it is extremely important that We know about eprops in wifiting, detallo op most importantiy, in plan. We expect therewlll be questions and contentions palsed by thls teohnlcal descriotion. We remaln always pady to listen and try to understand questions you may ralso. if we are going a wrong dipeetlon. Now is the time to change: wo earnestiy request your cpitiolsins and suggestion, all deserve an homest peply.
1.0 BASIC SOLUTION

The addresses generated by the pDP-11/20 are $16-0 / t$ byte addresses, on the $11 / 40$ With segmentation these addresses are consldered Virtual Address "VA's". A VA is considered to be a two dimensional addeess as shown in Flgure i. It consists of :

1. The Activa segment fleld "AsF". This 3 wolt fleld detepmines Which of 8 Active Segment Ragistars "ASR's" has to be usad to form the Physical Addross "PA".
2. The Dlsplacement Fleld "OF". This is a 23 mblt fleld which contalins an adedess relative to the baginming of a segment. This allows for segment sizes of $2,13=8 k$ bytes.

The formation of a enysical address "PA" is shown in Eigupe 2. The Aotive Segment Field "ASF" of the VIrtual Address "VA" Is used to address one of the elght Active Segment Registers "ASR's". The Segment Address Flold "SAF" of the adpessed ASR is used together with the Displacement Fleld "DF" to form the PA.

The ASR's can be loaded with Segment Descplotor words "SOW's" under program control.
1.1 THE SEGMENT DESCRIPTOR WORD "SOW"

A SDW is a 10 mit word contalning information pelevant to a paptlcular sogment, A SDW consists of 3 flelds, see figure 3 , which are described below.

1. The Aocess Contpol flold "ACF". This 3-blt fleld contalns the aceess pights, callod KEYS, of a piocess with pespect to a partioular sogment. The followlmg keys have peen assigned alpeady.
a. Non Resident "NR" (koy=ø). Any access to sucn a segment Wlll cause an abopt, The reasons why a segment is
nonwresident can be many folde e.g. not swapped in yet, segment does not exlst. etc.
b. Resldent Read only and trap "RROT" (key=4). Inis is essentlally a read only segment. a trap upon read could be desired to gathor statistics about the use of the segment, evo.
c. Resident read onfy "Rro" (key=5). An attempt to wilte in an RRO segment will cause an abort.
d. Resldent Read Write and TraD MRRWT" (keymil. In thls segment essentially Raad and wilte operations are allowed, the tpap upon a read or a wrlte access could be desired for statistlos gathering (see b above).
e. Resident Rad Wpite and Trap when Wite "RRWTW" (key=2). This is a segment where essentlally pead and write operatlons are allowed, When a write operation is done, a trap wlll ogcur, Thls could be used to indloate that no valld baokup copy exists any more.
f. Resldent Read Wrlte and Written Into "RRWW" (key=3). Thls is a segment in which read and wite opepations are allowed. The "writton into" could Indicate that no baokup copy is avallable.
2. SEGMENT LENGTH FIELD (SLFF)

This four bit fleld spegifles the numbep of 256 word pages in the seament, From 1 to 16 pages may be specified in this flold.

Notr that "gu in the SLf spoolflos 1 page amd 15 in tha SLF speolfles 15 pages.

The foup blts of the SLF are comparad with the foup high order addess bits in the DISPLACEMENT FIELD from the processor to detact SEGMENT LENGTH errors. A SEGMENT LENGTH opfor exlsts if the SLF is smaller than the four nigh order blts of the OISPLACEMENT EIELD.
3. SEGMENT ADDRESS FIELD (SAF)

This fleld of 9 bits in combination with the 13 bit DISPLACEMENT FIELD from the processor form the 18 bit physical addpess, This process is shown schematioally in Figure 3.

Slince the $11 / 40$ segmentation soheme allows segments of diffepent sizes 1256 word to 4096 words in 226 word increments), a method must be provided por creating segment boundrlas at 256 word intervals rather than at $4 k$ intervals
protection \& Relocation for the pDP-11/40 Implamentation proposal Maroh 8.1971

PAGE 5

If momopy is to be fully used. This is lmplemented by adding the 4 hlgh arder address olts In the DISPLACEMENI EIELD into the SAF as shown In Flgupe 3. Thls techmique allows a VIRTUAb addpess $D$ of a 256 to $4 K$ word segment to be
 systom. Thls allows segments of varying lengths to be placed In ohyslcsl cope with no "gaps" between tham.

SEGMENTATION FAULT ACTION
If the prooessor seads an address that is: monaresident. axceeds segment length or violates "read only" pestiflotions, the operation is aboptad befora the memory operation ocours, No memory reforence acours ano an ABORT signal ls sent to the processor, No further memopy refarances can occup until the prooessor ackmowledges the ABORT signal with a seamentation fault ackMowledge (SEGACK) Slgmal. Thls arocess is handled automatloally in the $11 / 40$ hardware.

If a sagment access is made that requires a memopy management trap. the processor is motifled by a slgnal (MEM MGMT FLAG). The processor acknowledges thls flag only at the end of an instruetion. The aoknowledgament Is signal SEG ACK, see section 6.0 for a full discussion of this operation.

The MEM MGMT FLAG Mas prlorlty over "T bitu traps.
2. DEGREE OF HARDWARE AIOS ON SEGMENTATION FAULTS

Whem a segment fault occurs, If it is a "non-resident" fault, the systom must bping the missing segment into cope then pestapt the task. Since such "monmesident" faults can ocoup withln Instructions, some means of elther restarting the instruction in the middie or backing the instruction up and pestapting at the beginning must bo ppovidod,

Restarting the Instpuction In the mlade is pejected as thepe are a number of intepnal inaccesslble registers whose value can be nelther saved nor restored for "midde of instpucton" restarts.

An investlgation of backing up tho effacts of a partlally exeouted Instruction shows that only automincpement and auto edecrement operations effect the registers and that to pestart, $\mid t$ is sufflolant to peverse the effects of any auto decrement/inopementing done by the partlally completed Instruction before restarting at the ilnstruotion addeess." Further it mas been determined that a maximum of two registers are changed during a glven instruction.

Protection \& Relocation for the PDP-11/40 PAGE 6 implementatlon ppooosal

March 8.1971

The next deelsion must detepmine the degree of help ppoulded by the segmentatlon hapdware in correcting reglstep values, clearly a. Pange of halp is possiblesfom fully autamatic corpection to merely indicating how far the instruotion got in SOURCEIDESTINATION galculations.

Previous experlence with the KT11 (11/20 Paging optian) (which mepely provided the EXEC with a blt indoating whether the SRCIDS had been completed.z indicated additiomal help was needed.

A fully automatlo soheme was rejected because it was regarded as "overkll|" and the intimate connection to the processor rom that would have been required was mot thought desirable.

The propozed sohome is implemented in Segment Status Register "SSR \#1.". it allows the EXEC to correct all peglateps modfleo in less than 40 memory reforences. It's hapdware Implomentation is straight forwapd and does not contpol the processor Rom. Appendix A is a sample recovery routlo. Basloally it provides the EXEC with the registef number changed and a deseription of how much and in what direction it was changed.
3. $\varnothing$ SEGMENT STATUS REGISTER \# $\#$ (Segmentation status and error Indicators)

SSRO Will contain epror flags and the "viptual sogment number" causing the error as well as other status flags, the register will be opganlzed as in Figupe 4 .

Blts 15-12 are the arror flags. Thay may be consldered to be in a "priority queus" In that "flags to the right" are ignored: That is a "non resident" fault service routine would ignore segment length, access, and memory management flags. A "sgment length" sepvice routine would ignore access and memory management faults. etc. Note that the word format is convenlent for: "ROTATE" and "BRANCH" breakout sequences.

Bits 11-8 ape presently spares. They may be assigned uses in a "Debugging opt lon" allowing Mhardware breakpoints."

Bit 7 gnablos MEMORYMANAGEMENT trapolng. if bit 7 is o, segment Status Reglstar 3 Wlyl keep track of whloh seament peterences requested memopy management traps, but the "trap signal (MGMT TRAP FLAG) is not sent to the prooessor. Whan blt i is made 1 . the next time a segment whose ACF calls for a MEM MGMT tpap is

Protection \& Relocation for the PDP-11/40 PAGE 7 Implementation ppoposal

Match 8.1971
referenced. MGMT TRAP FLAG is sent to the processor.

Bit 6 specifles a MAINTENANCE mode in which only the DESIINATION fetch/store is pelocated and protected. It is expooted to be useful for dagnostlo program development.

Bit 5 Indicates that the Instruction has comploted, It wlll be set when nonminstpuction (traps) memory references are made. This provides the epror handiling routine a way of finding that the last Instruction wlll not have to be repeated om restart.

Bitg 4-1 glve the virtual sagmant number of the reference oausing a fault. Blt 4 on "1" Indoates USER segments, Note that this field is positioned for oonvenlent relative addeasing on the segment number.

Bit Othis bit controls whether viptual addresses are aperated upon by the sagmentation hardware. This bit will be oleared by the processor signal INIT.

SSRO blts $0,5,6,12015$ can be writtem into as a word. other blts (1-4) Wlll not contain valld information after wilting into SSRD until the noxt Trap occurs.

### 3.5 DESTINATION ONLY SEGMENTATION

Experisnce with debugging KT11 dlagnostios has shown that a DESTINATION MODE ONLY relocation 8 protection is desipable. It is proposed that SSR1 b/t 6 be used for that purpose, and that segmentation be controlled by the following soolean equatlon:

$$
\text { segmentation=SSR } 1\langle 0\rangle(1)+\operatorname{SSR} 1\langle 6\rangle(1) * D S T
$$

The amount of logle ragulped to implement destination only segmentation is estlmated to be one 14 pin ohlp.

### 4.0 SEGMENT STATUS REGISTER \#I

This register keaps track of any AUTO INCREMENTING/OEGREMENTING of the genaral pagisterse 1,0. PUSHES and POFS. The register is cleared at the beglanligg of each Instruction fatch. Whanever a general peglster is elther pushed or popped, the register mumber and the $2^{\prime}$ s complement number of bytes the peglstep got modified are written Into SSR1. The low order byte ls written first. See

Protection \& Relocation for the POP=11/A0 PAGE 8 Implementation ppoposal Maroh 8.1971

Flgure 4.

When the imstruction is comoleted, there is no need to restart the instruotion even if there may be segment faults before next instruction fatch. The reglstar SSR1 is cleared amd any stack modification from that tme till next instruetion tatch is pecorded.

Register mumbers wll be peoorded "MOD $\mathrm{B}^{\prime \prime}$. It will be up to the recovery service routine to determine whioh set of registars was modifled by the state of the orocessor status word at the time of trapplng.

The ex|stenoe of SSRI WIII speed up the regovery from a non-fatal segment fault by $2-3$ times (a savimg 100 wog us) and requires only $1 / 5$ to $1 / 10$ of core ( 75 words) of the case where the only information avallable to the EXEC afe the SRC/DST blts, Although non-resldent sogment faults aro not expected to oocup at a rate more than one per two mllllseconds, thus maklng the $100-200$ us saving in overhead perhaps seem imsignlficant; the implementation of SSRA can PPobably be Justifled in terms of the amount of core saved (5D0 words) and the small amount of hardware that has to be added. It now seems that the $4 * 256$ ROM is requlped in amy case to eliminate some of the logle needed to decode the palevant CP states. The register itself requlpes nothing extra and the control logic is estimated to be five $14-16$ oln onlos, A read only memory (ROM) Wlll be used to detect ppocessop states durling Wh I Ch ANTO INCREMENTING or DECREMENTING OEOUP. ITE RUM WIII "tpack" the processor Contpol Memory ROM, That ls, the address belng sent to tho processor ROM Wlll be bussad to the segmentation modules. where it will be used to saleot the same numbered lacation in a ROM located In the segmentation ontion. One bit of the ROM WIIl Indlcate that an "AUTOU change is occuring. Anothor blt willindicate the dipection (INC/EEE) of the changa.

SSR1 I § READ ONLY. It oannot be wiltton into.

### 5.0 STATUS REGISTER W2

SSR2 WIII oontain tha 16 olt virtual instpuctlon address. It
wll ba loaded at the baginning of ach instpuction fetch. It
 Wlll be laaded wlth the Trap Vector (TV) address at the beginning of an interrupt or "T bltt trap.

SSR2 is READ ONLY, It cemnot be written into.
6. 7 MEMORY MANAGEMENT AND SSR 3

Threo of the ACF koys cause a tpap under the condition that the segment was refepenced. This wlll be used fop swappligg control and other memopy management functions. since these are not "epror" faults, thera is no pason to "abopt" the operation when a MEMORY MANAGEMENT trap ocours. it is sufflolent to merely "note" that the trap occurad. A convenlent "unlt sampling Deflod" is the "Instruction " Duping a single instptiction soveral (5 max in an Indipact bJNARY instruction) diferent segments may cause STATISTICAb tpans. Each of these must be petalined untll the tpap is sepviced. In addition since the move to user anc move from user instructions operate in both USER and EXEC virtual address space, some comblation of 16 different segments can be at fault. A MEMOFY MANAGEMENT tPap causes a blt in the $\sin 3$ to be set. EXEC Segment Wlll set bit $\emptyset$, USER segment? Will set bit 15 of the peglster. See Elgure 4 .
,
Once a bit is set in SSR3 slgnal MEMORY MANAGEMENT TRAP Will send MEM MGMT PRAP to the DPoesssor. Thls Wlll oause a tpap at the end of the cuppent instruction, The reauest wlll be signlfied by bit \#12 in SSRQ becoming a "I". Durling the service poutine the bits in the SSR3 must be reset, (Note additional bits may be set during the service poutine, ) At the and of tho sepvioe routine, SSRQ bl 12 must be cleared. This "pearms" the MEMORY MANGEMENT error logic and enables The "T" blts to be set agalm. An "ABORT" error oocuring on a fetch op the looation belng a peglstep that is Intarnal to the segmontation option wlll ppovent a Memory Management blt from beling set, even if the access key calls for a MEM. MGMT, TRAP, SSR3 an be written Into as a ward,

Note that if b|t 7 In SSRO Is "Q EENABLE MEMORY MANAGEMENT TRAPSJ, no flag is sont to tho processor whon the MEM MGMI access keys are detooted. The proper blt In SSR3 is set however. This allows "porlodic" EXEC memory use checking at EXEC discression rather than checking forced by hardware.
7. DETAILED SYSTEM SPECIFICATIONS

7,1 CLEARING SEGMENT STATUS REGISTERS FOLLOWING TRAP
At the end of the segmentation fault service routine certalin bits in SSRQ must be cleared to "rearm" the segmentation trap logic.

Bits 12-15 and 1-5 must be cloared to pesume segmentation erpor checking. On the mext memory peference followlng oleaping these bits the other SSR's Wlll continue monltoring the computer operation. SSR2 will be loaded with the next instruction address. SSR1 wlll got register information, If a new

Protection 8 Relocation for the PDP-11/40 March 8.1971
statistical trap wepe deteoted, SSR3 will be loaded.
7.2 ADDRESS BITS 16 ANO 17
a. SEGMENTED-bits 16 and 17 ara specifled by the contents of the Act|ve Segment Reglstar. (Max Memory $=128 \mathrm{~K}$ )
b. UNSEGMENTED-b1ts 16 and 17 are equal to umless $13,14,15$ are 1. then blts 16 and 17 are automatically made 1. (Max Momory
$=32 k)$
c. CONSOLE ACCESS-when console ADORESS "PHYSICAL" Dosition. bits 16 and 17 are controlledexplicit in by swltches 16 and 17 respectively. lexamlnes and debosits on (y.)
7.3 REGISTER ADDRESS ASSIGNMENTS

| 777630 | SSRO |  |
| :---: | :---: | :---: |
| 777632 | SSRD |  |
| 777534 | SSR2 |  |
| 777636 | SSR3 |  |
| 777640 | USER | ASR |
| 777642 | USER | ASR |
| 777644 | USER | ASR |
| 777646 | USER | ASR |
| 777650 | USER | ASR |
| 777652 | USER | ASR |
| 777654 | USER | $A S R 6$ |
| 777656 | USER | ASR 7 |
| 777660 | EXEC | ASR D |
| 777662 | EXEC | ASR 1 |
| 777664 | EXEC | ASR 2 |
| 777666 | EXEC | ASR 3 |
| 777670 | EXEC | ASR 4 |
| 777672 | EXEC | ASR 5 |
| 777674 | EXEC | ASR 6 |
| 777676 | EXEC | ASR 7 |

8.0 FLOATING POINT PROCESSOR

Several conslderatlons pegarding the interaction with the Floating Point Unit (FPU) pemain unresolved.

Floating polnt instpuctions oause genepal pagisters to bo auto Incidec by 4 or 8 bytes. These values will be stored in ssRi.

```
PPotection & Relocation for the PQP=11/4D PAGE 11
Implamentation ppoposal March 8.1971
```


### 9.6 INTERFACE SIGNAL SPECIFICATIONS

Introduction
The Intornal peglsters of the segmentation option wlll interface With the ppocessor through the "tast bus". In addition a number of other signals will be passed between the two unlts, it lis intended that agreaments on the characterlstios of these Interfaoing signals wlll bo catalogued in this saction.
Q.1 PROCESSOR/SEGMENTATION INTERFACE
9.1.1 Fast Bus Interface

1. VIRTUAL ADORESS LINES - [VAD through VA15]\{16 ||nes?

16 limes sending the viptual addess from the proossor or flogting polnt processor to the segmentetion optlon. A true signa! wlll be ground, these signals wlll begin and end with the leading edge of "T1".
2. BUS START - BUST (1, IIne)

A pulse indicating an addess is on the VA's. A tpue condtion wlll be ground. Thls slgnal wlll begin at the leading adge of "T2".
3. FAST (1 |lne)

A slgnal ooming from "mamory" that can pespond in ipons from BUS START at processor (250ns in segmented mode?. The segmentation wlll "pass" FAST from the samicondotor memory and genepate FAST when one of the 20 Internal registers of the segmentatlon option is addressed by the ppoossop. A true condition wlll be ground. The pulse wlll have a nominal wldth of m.s.
4. CONTROL (C1) (1 I Ine)

Thls Wlll be used to differentlate READ and WRIIE memory cycles, [No byte operations wlll be allowed in registers intermal to this option.
5. INTERNAL BUS DATA (16 IInes)

Data to de read from the 4 status reglsters in the segmentation option Wlll be placed on thesellies. True value is ground.
6. BBR DATA (16 llnes)

These ape used by the prooessor to transfep data to one of the 20 lintarnal registers. Trus value is gpound, Signals

```
Protection & Relocation for the PDP-11/40
```



```
Implementation proposal for the PDP-$1/40
```

    are made valld at leading edge of "T1".
    7. BUS END - BEND ( 1 l/ne)
        Withil 125 ms (225ns wlth segmentation) after Bust, Thls
        tells to stoo processing the address. No flag/errop olts
        should be set when BEND is decoded as It indicated an aborted
        fateh. True value is apoung.
    8. PHYSICAL ADDRESS OUT ( 1.8 I Ines)
        The physioal address generated by segmentation eption,
    9. BUST OUT
        A dolayed ( 100 ns ) and anablod version of Bus start reooived
        from the prooessor. This signal ls generated only if no
        erpor occured on the acoess attempt.
    9.1.2 PROCESSOR SIGNALS NEEDED BY SEGMENTATION

1. ROM ADDRESS (8 | IMOS)

The 8 b 1 ROM ADDRESS Wlll be neaded by segmentation to decode "pushes", +"pops" to registers for SSR 2. It wlll also be USed to deoode DESTINATION FETCH, INSTRUCTION DONE. AII signals will be true on a a a 3 V logle level.
2. REGISTER NUMBER (3 linos)

The 3 bit reglster number of the peglster belng pushed or popped,
3. CONSTANT $\{4$ lines)

A 4 blt posfilve numper that is to be added or subtractea
from the peglster.
4. USER/EXEC Address \{ \{ I |na\}

Not Status Rogister bit 15, but a signal that indicates Whether the address on the fast bus is a USER op EXEC addeess, Requiped because of INTERmode instructions:
5. CLOCK - (several Ilnes)

To be used for varlous timing and syncponlzing functions Within the segmentation aption.
6. LOAD IR w signal Indeating this is an INSTRUCPION EEICH.
7. SEG ACK (1 \| \| $n_{\theta}$ )

```
Protectlon & Relocation for the PDP=11/40 PASE 13
Implementatlon proposal March 8.1974
```

A pulse from the processor that lowers the ABORT and MEM MGMT trap flags. Omes ABORT of MEM MGHT is true no furtner memory references can ocour until SEG ACK is recelved.
8. INIT (1 | Inos

A power claar slgnal that ocours duping nowerup and whan the console START switeh is depressed.
9.1.3 SIGNALS NEEOED BY THE PROCESSOR

1. $A B Q R T$ ( 1 Inc)

Made true when segmentation fault occups, will be cleaped by SEG ACK.
2. MEM MGMY TRAP (1 I In ()

A level wll be used fop MEM MGMT traps, It w\|l| be claared by SEG ACK,
3. SEGMENTED/UNSEGMENTED

TRUE LEVEL SIGNAL WHEN SEGMENTATION OPTION IS IN PLACE AND BIT OF SSR 1 IS a 1.
9.1.4 CONSOLE SIGNALS REQUIRED BY SEGMENTATION

1. EX AODRESS 16 and 17 (2 1 (nas)

Those are the output of comsole swithoes 16 and 17.
2. CONSOLE INHIBIT SEGMENTATION (1 | Ine)

Telis the segmantation option to use the values of EX ADORESS 16 and $\$ 7$ to form the hlgh order physloal address bits,
3. VIRTUAL (1 |lne)

When True sends the VIRTUAL address to the console ADDRESS lames. When false sends the physloal address.
9.1.3 SEGMENTAYION SIGNALS REOUIRED BY CONSOLE

1. CONSOLE ADDRESS (18 lines?
output of a multiplaxap which provides the comsole with olther the PHYSICAL of VIRTUAL address.
2. $D$ LOGIC REQUIREMENTS FOR SEGMENTATION
ppotection \& Relocation for the PDP-11/40
our estimate Is that the RELOCATION/PROTECTION can fit on two "QUAD" boapds. The followling ohlps are presently planned to be used:

| DEC\# | DEV | PINS | DESC | QUANTITY | $\operatorname{COST}$ | total |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 19-09930 | 7405 | 14 | HOX INVT OPEN COL. | 3 | . 22 |  |
| 18-10155 | 7408 | 14 | Quad AND | 2 |  |  |
| 19-10091 | 7437 | 1.4 | Quad NAND Buf | 1 |  |  |
| 19-29250 | 7475 | 1.4 | Quad O FLIP FLOP | 4 | 1.00 |  |
| 19-25937 | 74153 | 16 | Dual 4 to 1 Mux | 8 | ,$y 7$ |  |
| 19-69814 | 74154 | 16 | 4 to 16 | 1 | 1.91 |  |
|  | 74157 | 16 | Quad 2 to 1 Mux | 3 |  |  |
|  | 74174 | 16 | Hox D Flla Floo | 2 |  |  |
|  | 74175 | 16 | Quad DFlio Flop | 3 |  |  |
|  | 74187 | 16 | ROM | 1 |  |  |
| 19-09056 | 74H06 | 14 | 42 IN NAND | 4 | .24 |  |
| 19-69931 | 74404 | 14 | 6 INVT | 6 | - 28 |  |
| $19-1091057$ | 74410 | 1.4 | 3 IIN NAND | 2 | - 24 |  |
| 19-29267 | $74 \mathrm{H11}$ | 14 | 3 IIN AND | 3 | . 24 |  |
| 19-09058 | 74421 | 1.4 | 2 4IN AND | 1 | . 24 |  |
| 19-09059 | 74 H 30 | 14 | 8 IN NAND | 1 | . 24 |  |
| 19-05586 | $74 H 40$ | 14 | 24 IN NAND BUF | 5 | , 26 |  |
| 19-09263 | 74455 | 14 | AND OR INV | 1 | . 24 |  |
| 19-99667 | 74 n 74 | 14 | 2 FLIP FLOPS | 1 | . 48 |  |
|  | 74003 | 14 | INVT OPER COL | 1. |  |  |
|  | 74504 | 1.4 | INVT | 8 |  |  |
|  | 74515 | 14 | 33 IN NAND OPER COL | 1 |  |  |
|  | 74564 | 14 | AND OR LNVT | 2 |  | 1 |
|  | 745158 | 16 | Qumd 2 to 1 Mux | 4 |  |  |
|  | 745181 | 24 | $A b \cup$ | 4 |  |  |
|  | 74482 | 16 | LDOK AHEAD | 1 |  |  |
| 19-19087 | 4015 | 16 | 4 blt 0 Wlim Set | 5 | . 87 |  |
|  | 310161 | 1)16 | 35 ns Max | 4 |  |  |

Total 84


$$
\begin{aligned}
& \text { Protectlon \& Relocation for the ppp-11/40 } \\
& \text { Imolementation ppoposal Maroh 8,1971. } \\
& \text { PAGE } 16 \\
& \text { RESTRT: POPM ROFR6 } \\
& \text { BIS \#QODOD.SSRG } \\
& \text { /MACRO REG RESTORE } \\
& \text { RT: } \\
& \text { /REARM SEG CHECKING }
\end{aligned}
$$

FIGURE 1. Interpretation of a Virtual Address

$$
\begin{aligned}
\text { ACF } & =\text { Access Control Field } \\
\text { ASF } & =\text { Active Segment Field } \\
\text { ASR } & =\text { Active Segment Register } \\
\text { DF } & =\text { Displacement Field } \\
\text { PA } & =\text { Physical Address } \\
\text { SAF } & =\text { Segment Address Field } \\
\mathrm{VA} & =\text { Virtual Address }
\end{aligned}
$$

| 5 | 4 |
| :--- | :--- |

FIGURE 2. Formation of a Physical Address


$$
\begin{aligned}
& \text { ACF }=\text { Access Control Field } \\
& \text { SAF }=\text { Segment Address Field } \\
& \text { SDW }=\text { Segment Descriptor Word } \\
& \text { SLF }=\text { Segment Length Field }
\end{aligned}
$$

FIGURE 3. Layout of a Segment

SSR\#0


Virtual Instruction/Trap Vector Address


FIGURE 4. Segment Status Register Formats

Authors:
Date:
Revision:
Index Key:

Distribution:

Ad van de Goon, ten Hughes
February 1971
No. 2
Floating Point instructions
Virtual Address Space
Physical Address Space
Bus Option
Internal Option
PDP-11/40 Working List

$$
A B S T R A C I
$$

The purpose of this memo is to describe the nature of the Floating Point Unit "FPU". The FPU is designed to be a Unibus option for the $11 / 05$ and the $11 / 20$. For the $11 / 40$, the FPU is planned to be an internal option.

The FPU is capable of executing single and double precision (i.e. 32 and 64 -bit) floating point instructions and is capable of reading and writing its own operands from and into memory. Once an FPU instruction has been started, it can continue without CPU intervention, leaving the CPU free to execute other (i.e. non-FPU) instructions.

### 0.0 INTRODUCTION

The position of the PDP-11 in the market is such that some floating point arithmetic capabilities are very desirable, if not necessary. Considering the complexity, and therefore the price of a flouring point unit "FPU", it should be available as an option only.

Some questions to be answered concerning the EPU option are listed below and elaborated on in the following sections.

1) Internal versus Bus Option
2) FPU - CPU interaction
3) The FPU's Instruction and Data Formats
4) The FPU's Instruction Ser

### 1.0 INTERNAL VERSUS BUS OPTION

The FPU is thought of as a fairly independent processor, i.e. when started it is supposed to finish the instruction independent of the CPU. This includes reading and writing data from and into memory. Therefore, the FPU has to be connected to the bus.

Because the $11 / 40$ will have two memory buses (i.e. a fast synchronous one and the asynchronous Unibus) it should ar least be comectable to the Unibus in order to make it acceptable for the 11/50 and 11/20.

The next question to be solved in this section is whether the FPU should operate in virtud or physical address space. Figure l-l shows the configuration with the FFU operating in virtual address space. In Figure 1-2 the FPU operctes in physical address space.

The virtual address space is defined as the address space the user runs in; the physical address space is defined as the set of core locations actudlly addressed. For o machine which does not hove address mapping (e.g. relocate protect) the virtual address space is identical to the physical address space.

Looking at the solution of Figure $1-2$, the following comments can be made:

1) The addresses of the operands have to be passed to the FPU as physical addresses. Looking at the Reloccte Protect option, this means that it should recognize certain FPU addresses and not rolocate them. Instecd, it should take the data (on the dato lines) which contain the virtual address and relocate it as if it were an address. This requires special controls and data paths in the relocate protect option.
2) The Relocate/Protect option might have Read/Write protect bits which might hove to be duplicated in the FPU, or the Relocate/Protect option has to have knowledge relevant to the use of the virtual addresses it relocates.
3) In case of the modes $(\mathbb{R})+$ or $-(\mathbb{R})$ address violarions can occur which can be detected with difficulty by the Relocate/Protect option.

The solution of Figure 1-1, i.e. let the FPU operate in virtual memory, has none of the above disadvantages. In Figure $1-1$ it is treated in the same way as the CPU for which the Relocate/ Protect option is designed. Clearly, from the above it can be stared that the FPU should operate in virtual space.

Because of mechanical limitations and restrictions on the fast bus, it is most desirable that the FPU take up no more than one system unit if the solution of Figure $1-1$ is implemented.


Figure 1-1 Configuration with FPU Operaring in VRTUAL Address Space (Presuming an open-collector internal bus.)


Figure 1-2 Configuration with FPU Operating in PHYSICAL Address Space
NOTE: $==$ Virtual Address Lines
$\rightarrow-$ Physical Address Lines

Because the FPU will be an independent processor, it is poesible to allow it to finish a started instruction independent of the CPU. This allows the CPU to be handled in either of two ways.

1) The CPU is declared busy whille the GPU carties out its operation. This has the advantage that it would derariorcte the interupt response time (because floating point operofions tend to toke a relatively long execution time). It also prohibits the CPU from executing other, i.e. non-floating, instructions.
2) Allow the CPU to continue executing non-floating instructions once the FPU is set up (i.e. ready to stort executing). This allows the CPU to carry out subscript computation, etc., in parallel with the execution of the floctirg point instruction thus improving the overall execution time. This method is selected because of its described advantages.

Because the FPU is a bus option on the $11 / 05$ and $11 / 20$, the FPU OP code and the source address have to be transferred to the FPU. The FPU-CPU imeraction tokes place for the $11 / 05,11 / 20$, and $11 / 40$ as described in the next sections.

### 2.1 FPU-11/20 INTERACTION

In previous memos the FPU was activated by the $11 / 20$ through o sequence of MOV instructions, as described in Technical Memos 23 and $23-\mathrm{A}$. A typical sequence looked like the one given below for the case of the instruction MULF $A(R x), A C 1$

ADD "A, Rx : compute address
SUB FBR, PC ; test for FPU busy $(F B R)=4$ when FPU busy else $\phi$
MOV PC, FPC ; save PC
MOV RX, FIR+FOC+AC; move operand address and stort FPU
The above sequence takes 8 words and has to be repeated for every FPU instruction of the above type.
The new scheme requires that every FPU instruction (like: NULF $A(R 2), A C 1$ ) is preceded by a JSR. The JSR allows the FPU to take control over the CPU. The FPU uses the CPU for address computation, stack pointer adjustments, erc., and acts like a harowired interpreter. The JSR instruction has to be the following, "JSR R7, FPU" where FPU is an address in the I/O area. An example of this is given below. (next page)
JSR R7, FPU ; rypical call sequence in

; otherwise it contains "MOV (R6) +, FRA"
; When the latter instruction is executed
; the return address is popped off
; the stack into the FPU's FRA register
$(\mathrm{a}(\mathrm{FRA}) \longrightarrow$ FIR* ; The instruction is ferched, under
(FRA) $+2 \rightarrow$ FRA ; hardware control, and loaded in the
; FIR register and FRA is incremented
MOV R2, FDA ; The CPU's register R2 is read
$(F R A)+(F R A) \rightarrow F D A$ * $\quad$ The index computarion " $A+(R 2)$ "
(FRA) $+2 \rightarrow$ FRA $\quad ;$ is done under hardware control
; and FRA is incremented
2 or 4 dara fetches ; Depends on the mode of the FPU
MOV FRA, PC ; Control is transferred back to the
; CPU while the FPU does the
; required operation

* FRA means Floating Return Address
* FIR means Floaring Instruction Register
* FDA means Floaring Data Address
- A summary of the different CPU instructions isued by the FPU is given below.

This sequence of CPU instructions is interleeved with FPU data ferches/stores done under conmol of the FPU hardware for greater efficiancy. A complete FPU instruction execution cycla can be divided into 6 sub-cycles as shown in Figure $2-1$ below.

A
B
C
D
E

## SEQUENCE FOR MOST INSTRUCTIONS <br> $\qquad$



$$
R=R 7
$$

A
B
c
D
E

## SEQUENCE FOR CERTAIN CONVERT INSTRUCTIONS

$A=$ Instruction Fetch
$B=$ Operand Address Computarion, two paths depending on $R=R 7 / R 7 / R 7$
$C=$ Data Ferches/Stores
D $=$ Transfer Control from FPU back to CPU
$E=$ Execution
FIGURE 2-1, FPU instruction Subsequences
Below is the sequence of FPU issued instructions and FPU actions which are required for the address computation and final execution of most FPU instructions. The capital letters preceding the sections correspond to the subsequences of Figure $2-1$.
A:

$$
\begin{aligned}
F P U:- & B R \\
& M O V(R O)+, F R A
\end{aligned}
$$

; FPU busy loce
; Get refum cadress

$$
(F R A) \rightarrow F I R \quad ; \text { Ger instruction, both parts }
$$

$$
\text { (FRA) }+2 \rightarrow \text { FRA ; done by FPU haróware }
$$

$5 @-(R) *(F R A)-2 \rightarrow F R A$ * (2RA) $\rightarrow$ FDA
$6 A(R) *(F R A) \rightarrow F D A$
*(FRA) +2 - FRA
$*($ FRA $)+($ (FDA $) \rightarrow$ FDA
7 (a) $A(R)$ *(G) $(F R A) \rightarrow F D A$

* $($ FRA $)+2 \rightarrow$ FRA
*(FRA) $+($ FDA $) \rightarrow$ FDA
$* @(F D A) \rightarrow F D A$
C. Possible data fotches/stores

These happen of priority level 7

```
D. MOV FRA, PC ; transfer control back to CPU
    ; to execute non PPU initiated
    ; instructions
```

E. Execute the FPU instruction, i.e. perform the actual multiplication, etc.

### 2.1.1 CPU CONDIION CODES

The CPU condition code bits $C, N, Z$, and $V$ which existed just prion to the FPU instrucrion, are destroyed. This is coused by the instructions the FPU issues to the CPU.

The FPU has its own set of condition code bits, "FC, FN, FZ , and FV". These can be mansferred to the CPU's condition code bits under control of a special instruction Copy Flocting Condition "CFCC".

### 2.1.2 PRIORITY LEVEL OF THE FPU

On the $11 / 05$ and the $11 / 20$ the FPU will be a Unibus option. The priority level of the FPU will be 7 .

In order not to increase NPR latency, the FPU will monitor the NPR line and give up the bus between memory cycles.

The 11/20 bus priority arbirrator requires a MSYN signal to transfer Bus Mastership between peripherals. In certain special cases this could lead to the execution of an instruction before the bus would be rearbitrared to onother requesting device (e.g. the FPU). The execution of an out of sequence instruction would be in conflict with the correct operation of the FPU, as will be claar from Section 3.0. This is prevented by "feeding" the CPU a "BR." instruction when the above condition occurs and the FPU is in control.

When the CPU wants to make use of the FPU, the CPU's priority level should be less than 7 (i.e. PR<7). When $P R=7$, the FPU will not be able to become bus master, because the CPU's $P R=7$ is considered to be higher. This will cause the CPU to be in an infinite loop executing the "BR." instruction as described above, once it tries to execute on FPU instruction.

### 2.1.3 ALTERNATIVE FPU-11/20 INTERACTON

The method of Section 2.1 requires every FPU instruction to be preceded by a JSR. An alternative method is to issue the FPU instruction "as is" and have a trap service routine to transfer control to the FPU. An example of such a routine is given below. (It should be noted that all FPU OP codes start with a "17".)
; Trap service rourine to handle GPU instructions


NOT FPU: ADD ${ }^{2} 2, @ R 6$

### 2.1.4 INTERRUPTABILTY

A special deadlock condition can arise when the CPU is execuring FPU supplied instructions and an interrupt occurs by a device which also wants to make use of the FPU. At the time the CPU was execuring FPU supplied instructions, it was considered "busy". The CPU is interruptable at that point because it is running at a priority level lower than 7 . If the interrupting device would go off and use the FPU without testing, the CPU would start an infinite loop of "BR." instructions because the FPU was busy.

This loop is executed ar the priorty level of the interrupting device. In order for the FPU to become free, it has to continue supplying CPU instructions until subsequence D of Figure 2-I has been completed, i.e. when the FPU dismisses the CPU.

A special hardware aid is built into the FPU to discover this srcte. The FPU has a register called the Floating Interrupt Vector "FINTV" and a bit called the Floaring Interrupt CPU Dismissed "FICD" in the Floating Progrem Storus "FPS" word. The FICD bit is set when ever a non-zero value is loaded into FINTV. The operation is as follows: Whenever the subsequence D of Figure 2-1 is executed, and the FICD bit of the FPS is set, the FPU will cause an interrupt using as intertupt vector (FINTV).

A possible routine preventing the deadlock making use of the above hardware, is shown on the next page. This code is part of the interrupt service routine of the interrupting device which wants to use the FPU.

$$
\begin{aligned}
& \text { CMP RG, } 1772 \quad \text {; did PC point to FPU } \\
& \text { BLO FPUFREE }
\end{aligned}
$$

```
    MOV FINTV, TEMP ; save old FINTV
    MOV NEW.INTV, FINTV; set up new imemupt vector
```

*MOV 2(R6), TEMPT ; save old PS
*MOV NEW.PS,2(R6) ; install new PS
RTI . ; dismiss current interrupt
; and start FPU

## FPU FREE: SAVE FPU STATUS <br> USE THE FPU

MOVETENP, FINTV ; restore old FINTV
*MOVE TEMPI, 2(RO) ; restore old PS
RTI ; dismiss interrupt
It should be noted that any interrupt vector can be loaded into FINTV. If, for example, the interrupt vector of the interrupting device is loaded into FINTV, then upon the first RTI in the above code, the imterrupt will be dismissed until the FPU has dismissed the CPU. At that point, the FPU will request an interrupt with the interrupt vector of the original interrupting device, whus simulating the old interrupt.

### 2.2 FPU-11/05 INTERACTION

The use of the FPU with the $11 / 05$ is essentially the same as with the $11 / 20$ except for the JSR preceding an FPU instruction, which is not required with the 11/05. The 11/05 will execute code making use of the $J S R$, however, for compatibility reasons.

When the 11/05 fatches an instruction which starts with a "17" (i.e. an FPU OP code) it will not trap, but execute the following sequence.

| TST FPU05 | ; rest is FPU is busy |
| :--- | :--- |
| BEQ.-4 | ; loop is busy |

MOV PC, FPU05+2
MOV IR, FPU05+4
MOV FPU05+6, PC ; start ferching instructions from the FPU

The above sequence is not executad with PDP-II instructions as shown above, but in 11/05 micro code which is done of a much greater speed. This allows the FPU instructions to be given without a JSR, thus eliminating the space and time consuming JSR and the Instruction Ferch subsequence " A " of Figure 2-1.
*These instructions are only necessary when the FPU has to proceed with the interrupted instruction at a different priority level.

The FPU will be connected to the $11 / 40$ via a direct set of wires rather than via the Unibus. This is required for the proper operation of the segmentation option, see Section 1.0.

The required address computation will be done by the $11 / 40$ hardware. The nead to have the FPU supply the $11 / 40$ with the instructions is thereby eliminated. The $11 / 40$ condition codes will not be affected by the FPU unless the instruction is a CFCC.

When the $11 / 40$ fetches on FPU instruction, it hests if the FPU is busy while it allows for higher priority bus requests. Once the FPU is free, the $11 / 40$ will do the required address computation and notify the FPU. The FPU will then strobe in the required data from the $11 / 40$ 's internal registers (like the PC, $\mathbb{R}$, ofc.), do the required data fetches (stores from) into memory and allows the $11 / 40$ CPU to proceed while it executes the FPU instruction.

### 3.0 THE FPU'SNSTRUCTION \& DATA FORMATS

The FPU has, except for its scratch, address and status registers, 6 general purpose dato registers called Accumulators "ACS". They are nomed ACD through AC5 and are interpreted to be 32 or $64-b i t s$ long depending on the instruction. In case of a $32-b i t$ instructrion, only the top (i.e. leff mosi) $32-b i t s$ are used, while the remaining (i.e. right 32birs) of the AC remain unoffected. See Figure 3-7.
*


* AC6 and AC7 are reserved for internal use.

AC7 is used to contain the following status registers:

1) EPC "Floating PC" - points to the word following the first word of the pPU instruction.
2) FRA "Floating Return Address" - points to the next instruction to be executed.
3) FTNTV "Floating Internupt Vector" - a 16 bit interrupt vector used by the pBU upon completion of the address computation part oE an instruction when (FTNTV) Fo. This is only used on the $11 / 05$ and $11 / 20$.
4) FEC "Floating Exception Code" - A number which identifies the cause of the interrupt.

FIGURE 3-1 Accumulator Layout

The epu instruction set is divioled in five fomacs as shown in figure 3-2. Format $F$ I 1 is used by the binary floating instructions. Fommat F2 is used by the unary floating instructions. Format f3 is used by the load and store convert to and from Integer instructions. Format F5 is used by some special instructions like copy Floating condition code.

The fields of the formats of Figure 3-2 are interpreted in the following way.
oc "Operation Code" The of field of all ppu instructions is 4 Dits long and contains a "17".

FOC "Floating Operation code" This field of the format specifies the specific floating point operation.

FSRC "Floating source" The floating source specifies the source operand of the instruction. The interpretation of the adaressing modes is as shown below:

MODE INTERPRETATION
$A C Q$-AC5 contain the data. The "data" is considered 32 of 64 bits depending on the mode of the FPU (i.e. Floating or Extended).

When AC6 or AC7 are specified, an Op code error will be given unless the instruction is a STX instruction.
$1 \quad R \not \subset-R 7$ contain the address of the data. When $R=R 7$ the data is considered to be only I word long (i.e. 26 bits).

R $\phi-R 7$ contain the address of the data. Aftex the data has been fetched Rgt-R6 are incremented with 4 or 8 depending on the mode of the FPJ . When $\mathrm{R}=\mathrm{R} 7$, the data is considered to be 1 word long and therefore, R7 will be incremented with 2 .
$R \phi-R 7$ contains the address of the address of the data. $R \phi-R 7$ are incremented by 2 .
$R \phi-R 6$ are decremented by 4 or 8 , depending on the FPU mode. After that they contain the address of the data. When $R=R 7$, $R 7$ is decremented by 2 and contains the address of a 1 word data item.

FI

| 15 | 1211 | 8765 | 0 |
| :--- | :--- | :--- | :--- | :--- |
| $O C$ | 17 | $A C$ | FSRC <br> FDST |

F2


F3


F4.


F5


FIGURE 3-2. FPU INSTRUCTION FORMATS

MODE

AC "Accumalator" This is a 2 bit field specifying ACD-AC3.

SRC "Source"
Regular ppp-11 source field.
DST "Destination"
Regular PDP-11 destination field.

### 3.1 THE FPU'S DATA FORMATS

The FPU handles two types of floating point data: Floating "F" which is 32 bits long, and Extended "E" which is 64 bits long. Both formats assume normalized numbers only. The fraction is represented in sign-magnitude notation with the binary radix point to the left. The most significant bit of the fraction is not stored because it is redundant. This bit is always a 1 except when the exponent is 0 , then the number is deciared to be zero. The $F$ and $E$ format are shown in Figure 3-3 below.

$$
\text { WORD } \mathbb{N} \quad \text { WORD } \mathrm{N}+2
$$



E FOMmat WORD $\mathbb{N} \quad$ WORD $\mathbb{N}+2$ WORD $N+416 \quad$ WORD $N+6$


S=Sign of fraction
EXP $=8$ bit exponent, in excess 2008 notation, radix $=2$
FRACTION=23 or 55 bit fraction in sign-magnitude notation, radix point to the left

FIGURE 3-3 Floacting point Data Format

Appendix A lists the complete Fpu instruction set, a description of which is given below. Appendix B lists some maximum and minimum execution times.
THE FPU PROGRAM STATUS REGISTER
The FPU's program status register in shown in Figure 4-1. It has four mode bits:

1) Fr, the FPU's Truncate Mode Bit. This bit, when set, causes the result of any floating point operation to be truncated rather than rounded.
2) $F D$, the $F P U ' s$ Double Precision Integer Mode Bit. This bit is active in conversion between integex and floating point format. When on, the integer format assumed is double precision 2 's complement (i.e. 32 bits). When oify the integer Format that is assumed is single precision $2^{\prime}$ complement (i.e. 16 bits).
3) FE, the FPU's Extended Preciston Mode Bit. This bit determines the precision that is used for Floating point calculations. When set, extended precision is assumed - when reset, normal precision is used.
4) FNM, the FPU's Maintenance Node Bit. The FMM enables special maintenance logic. The exact nature of this logic will be detailed in a later memo.

Along with the four mode bits, the status register contains four condition codes, $P C$, $F V$, $F Z$ and $F N$. These are loaded into the CPU's $C, V, Z$, and $N$ condition codes by the copy Floating Condition codes instruction.

The way in which each instruction affects the floating condition codes is detailed in the instruction definitions. The FC condition code bit has two meanings:

1) For the STCXJ instruction, which converts a floating point number to an integer. the FC bit is set if the resulting integer is too large to be stored in the specified register.
2) In all other cases, the FC bit indicates that the absolute value of the floating point result was larger than the largest integer that can be represented in $M$ bits, where $M$ is the wiath of the fraction. In the
extended mode, $M=56$ bits and in floating mode $M=$ 24. This allows sign-magnitude integen arithmetic with 24 and 56 bits of precision, not including the sign bit, to be performed with the FPU.

The FPU's Program Status Register aiso contains six interrupt enable bits. The FPU interrupt vector is at core location 2408 .

1) FIC ELOATLNG INTERRUPT ON TMTEGER CONVERSION ERROR

When FIC is set, and the STCXU instruction causes FC to be set, a trap will occur. If the interrupt occurs, the instruction is aborted leaving the contents of all the registers untouched.
2) FIV FLOATCNG INTERRUPT ON OVERFLOW

When this bit is set, floating overflows will cause an interrupt. The result of the operation causing the interrupt will be correct except for the exponent which will be off by 400 (octal). If the bit is off, the result of the operation will be the same as detailed above and no interrupt will occur.
3) FIU FLOATING INTERRUPT ON UNDERELOW

When this bit is on floating underflow will cause an interrupt. The result of the oparation, causing the interrupt, will be correct except for the exponenc which will be off by 400 (octal). If the bit is off and underflow occurs, the result will be set to zero.

## 4) FIOR FLOATING INTERRUPT ON OUT OF RANGE

When this bit is on, and the FC bit is set because the result is out of integer range, an intermpt occurs. Out of integer range means that the absolute value of the result is greater than or equal to $2^{\mathrm{XI}}$ where $\mathrm{XL}=24$ if floating mode, or 56 if extended mode.
5) FIUV FLOATING INTERRUPT ON UNDEFINED

When this bit is on and $a-\varnothing$ is obtained from memory, an interrupt will occur. When this bit is off $-\not 0$ can be loaded and used in any arithmetic operation. The result of such operation is undefined.

The FICD bit, when on, will cause an interrupt to occur when the address computation performed by the $11 / 20$ and $11 / 05$ is done. On the $11 / 40$ this bit will be ignored. For a complete description of the use of this enable, see section 2.1.4.

FIE FLOATING INTTERRUPT ENABLE
All interrupts by the pru are disabled when this bit is off.

$$
\begin{aligned}
& \text { Floating Carry } \\
& \text {;Floating Overflow } \\
& \text {; Floating Zero } \\
& \text { FIC iFloating Interrupt on Conversion Error } \\
& \text { FIV ;Floating Incerrupt on overflow Erros } \\
& \text { FIU ifloating Interrupt on Underflow Exror } \\
& \text { FIOR iFloating Interrupt on Out of Range Error } \\
& \text { FIUV iFloating Interrupt on Undefined Variable } \\
& \text { FICD ; Floating Interrupt on CPU Dismissed. }
\end{aligned}
$$

INSTRUCTION: Set tloating Vode
MNEMONIC: SET F
OPERATION: $\quad \mathrm{PE} \leftrightarrows \sigma$
FORMAT:
21710101012

| INSTRUCTION: | Set Extended Mode |
| :--- | :--- |
| MNEMONIC: | SETE |
| OPERATION: |  |
| FORMAT: | $E$ |
|  | 7 | 0

INSTRUCTION: Integerize Floating/Extended
MNEMONIC: INTX FSRC
OPERARION: $\quad A C 4 \& D(F S R C): A C S E(F S R C)-\hat{U}$ (FSRC)

TV—D


FORMAT:

d (FSRC) is the integer part of (FSRC) i.e. (FSRC) is fixed and then floated. Note that the integer in obtained by truncation i.e. 5.9 becomes 5. If $\mid$ FSRC $\mid \geqslant 2^{2 L}$, 0 (FSRC) $=$ (FSRC) . Note that the fractional part of (FSRC) is stored in AC5.

INSTRUCTION: Clear Floating/Extended
MINEMONIC:
OPERATION:

## CLRX FDST

FDST: 0
$F C \leftarrow 0$
FV—O
$\mathrm{F} Z<-1$
FNSO
FORMAT:

| 1 | 7 | 0 | 4 |
| :--- | :--- | :--- | :--- |

* $X L=24$ if FE mode $=0$

$$
=56 \text { if } \mathrm{FE} \text { mode }=1
$$

INSTRUCTION： MNEMONIC：
OPERATION：

FORMAT：

| 1 | 7 | 0 | 5 | FDS |
| :--- | :--- | :--- | :--- | :--- |

INSTRUCTION：Make Aosolute Rloating／Extended MNEMONIC：
OPERATION：

FORMAT：

| $1710 \mid 6$ FDS |
| :--- | :--- | :--- | :--- |

INSTRUCTION： MNEMONIC：
OPERATION：

INSTRUCMION： MNEMONIC： OPERATION：

FORMAT：
Load Floating／Extended
IDX FSRC，AC
AC $-(F S R C)$
FC\＆－iE $|(\mathrm{FSRC})| 己 2^{X L}$ else FC\＆O＊
FV\＆
$F Z \leftrightarrow 1$ if $(F S R C)=\varnothing$ else $E Z \leftarrow \not \subset$
FN\＆－1 if（ESRC）＜O else FNK O
FORMAT：

|  | 7 | 0 | 7 |  |
| :--- | :--- | :--- | :--- | :--- |

Test Floating／Extended
TSTK FDST
FDST $\leftarrow$（FDST）
FC世－IF（FDST）｜z2XL else rC\＆O＊
PVKO
$F Z \leftarrow 1$ d上 $(F D S T)=\varnothing$ else $F Z \leftarrow \varnothing$
FNG $\dot{1}$ IE（FDST）＜O else $F N \leftarrow 0$

| 1 | 7 | 1 | $A C$ | SSRC |
| :--- | :--- | :--- | :--- | :--- |

```
*I=24 if FE mode =1
    56 if FE mode=1
```

INSTRUCTION: Stone Floating/Extended
MINEMONIC:
OPERATION:

FORMAT:
STXX AC, EDST
FDST $-(A C)$
$F C \& F C$
$\mathrm{FV} \leftarrow \mathrm{FV}$
$F Z \leftarrow F Z$
FN↔FN

| 1 | 7 | 1 | $4+A C$ | $F D S T$ |
| :--- | :--- | :--- | :--- | :--- |

INSTRUCTION:

MINEIMONIC:

OPERATION:
Add Floating/Extended
ADDX ESRC, AC
$A C(A C)+(E S R C) i E \mid(A C)+(E S R C) \geq X C L O R E M=1$ else $A C \& 0 \% *$
$E C \nmid$ if (AC) $\left.\right|_{2} \mathrm{XL}$ else $P C \leftarrow \phi^{*}$

$\mathrm{FZ} \leftarrow 1$ if $(A C)=0$ else $\mathrm{FZ} \leftarrow \phi$
$F N \leftarrow 1$ if $(A C)<\varnothing$ else $F N \leftarrow 1$

FORMAT :

| 1 | 7 | 2 | $A C$ | ESRC |
| :--- | :--- | :--- | :--- | :--- |

INSTRUCTION:

MNENONIC:

OPERATION:
Subtract Floating/Extended

SUBX PSRC. AC

$$
\begin{aligned}
& A C \leftrightarrow(A C)-(P S R C) \pm E|(A C)-(F S R C)| \text { IV XLI OR EIU=I } \\
& \text { else } A C \leftarrow \varnothing * * \\
& F C \leftarrow 1 \text { if (AC) } \geqslant 2^{X L} \text { else } E C \leftarrow \emptyset * \\
& \text { FV\& }-1 \text { if }|(A C)| \geqslant X U L \text { else } F V \leftarrow 0 \% * * \\
& F Z \leftarrow 1 \text { if }(A C)=\varnothing \text { else } F Z \leftrightarrow \varnothing O \\
& \text { EN\&1 if }(A C)<\phi \text { else } \times \mathbb{N}<1
\end{aligned}
$$

FORMAT:

| 1 | 7 | 2 | $4+$ AC | FSRC |
| :--- | :--- | :--- | :--- | :--- |

* $\mathrm{XL}=24$ if $\mathrm{FE}=\varnothing$
$=56$ if $\mathrm{FE}=1$
**XLI $=$ smallest number that is not identically zero $=2^{-128}$
***XUL $=$ largest number that can be represented $=2^{127 \%}\left(1-2^{-X L-1}\right)$

INSTRUCTION:
MNEMONIC:

OPERATION:

FORMAT:

INSTRUCTHON:
MINEMONIC:

OPERATION:

```
Case 1 (FSRC) F
\(A C \leftarrow(A C) /(F S R C)\) if / (AC) / (ESRC) | ZXLI OR RIU=1
    else \(A C \leftarrow\)
\(F C \leftarrow 1\) if \(|(A C)| \geqslant 2^{X L}\) else \(F C \leftarrow D \%\)
FVEl if |(AC)| 7 XUL else EV-D***
FZ↔1 if \((A C)=D\) else \(F Z \leftarrow \varnothing\)
FN↔I if \(\quad(A C)<\bar{D}\) else \(F N \leftarrow \varnothing\)
Case \(2(\) FSRC \()=0\)
\(A C \leftarrow(A C)\)
\(\mathrm{FC} \leftarrow(\mathrm{FC})\)
\(\mathrm{FV} \leftarrow(\mathrm{FV})\)
\(\mathrm{FZ} \leftarrow(\mathrm{FZ})\)
\(F N \leftrightarrows(F N)\)
```

FORMAT:

| 1 | 7 | 3 | $4+A C$ | FSRC |
| :--- | :--- | :--- | :--- | :--- |

INSTRUCTION: Reverse Subtract Floating/Extended 0331

MINEMONIC:
OPERATION:

RSUBX ESRC,AC

$$
\begin{aligned}
& A C<(B S R C)-(A C) \quad L Z(\text { SSRC })-(A C) \mid \square O R \\
& \text { FIU=1 else } 2 C \in \int^{*} \\
& \mathrm{FC}-1 \text { if }(A C) \not \approx 2^{X L} \text { else } \mathrm{PC} \not-0^{*} \\
& \text { FVE-1 if (AC) }>X U L \text { else FV\&- } 1 \text { ** } \\
& F Z \longleftarrow 1 \text { if }(A C)=\varnothing \text { else } F Z \leftarrow \emptyset
\end{aligned}
$$

FORMAT:

| 1 | 7 | 4 | $A C$ | PSRC |
| :--- | :--- | :--- | :--- | :--- |

INSTRUCTION: Compare Floating/Extended

## MNEMONIC:

OPERATION:
$A C \&(A C)$
$\begin{array}{ll}A C \leftarrow(A C) \\ P C \leftarrow 1 E & (A C) \mid \geq 2^{X I} \text { else EC\& D* }\end{array}$
$F V \&-1$ if (AC) 7 XUL else FV\& $\mathrm{FZ}-1$ if $(A C)=0$ else $\mathrm{FZ} \leftarrow 0$ $F N \leftarrow 1$ if $(A C)<\varnothing$ else $E N \leftarrow D$

FORMAT:

| 1 | 7 | 4 | $4+A C$ |
| :--- | :--- | :--- | :--- |

$$
\begin{aligned}
* \mathrm{XI} & =24 \text { if } \mathrm{FE}=\phi \\
& =56 \text { if } \mathrm{FE}=1
\end{aligned}
$$

**XLI $=$ smallest number that is not identically zero

$$
=2^{-128}
$$

$* * * X U I=1$ argest number that can be represented

$$
=2^{127}\left(1-2^{-X L=1}\right)
$$

INSTRUCTION: Reverse Divide mloating/Extended
MNEMONIC:
OPERATION:

$$
\begin{aligned}
& \text { RDIVX FSRC, AC } \\
& \text { Case } 1(A C)=0 \\
& \mathrm{AC} \leftarrow(\mathrm{FSRC}) /(\mathrm{AC}) \text { if }|(\mathrm{FSRC}) /(\mathrm{AC})| \geq \text { XLLL OR } \\
& \text { FIV=1 else } A C \longleftarrow \% * \\
& F C \leftarrow 1 \text { iE } \mid(A C) \geq 2^{\text {SiL }} \text { else } F C \leftarrow \not D^{*} \\
& F V \leftarrow 1 \text { if }|(A C)|>\text { XUL else } F V \leftarrow \not \subset * * * \\
& F Z \longleftarrow 1 \text { if }(A C)=\varnothing \text { else } \mathrm{FZ} \longleftarrow \varnothing . \\
& \text { FN }-1 \text { if ( } A C \text { ) }\langle\varnothing \text { else } F N \leftarrow \varnothing \\
& \text { Case } 2(A C)=0 \\
& A C \longleftarrow(A C) \\
& \mathrm{PC} \longleftarrow(\mathrm{FC}) \\
& \mathrm{PV} \longleftarrow(\mathrm{FV}) \\
& \mathrm{FZ} \leftarrow(\mathrm{FZ}) \\
& \text { FN }-(E N)
\end{aligned}
$$

FORMAT:

| 1 | 7 | 5 | $A C$ | FSRC |
| :--- | :--- | :--- | :--- | :--- |

INSTRUCTION:

MINEMONIC :
OPERATION:

Load \& convert from Extended ploating to Floating/Extended
IDCYX ESRC,AC
$A C \leftarrow C_{X X X}(F S R C)$ if $|(F S R C)| \geqslant X I L$ or $F I U=1$ else $A C \leftarrow \not \subset * *$ $F C \nless 1$ if $|(A C)| \geq 2^{X L}$ else $F C \nmid 0^{*}$
$\mathrm{FV} \longleftarrow 1$ is $|(A C)| \square X U L$ else $F V \leftarrow 0 * * *$
$\mathrm{FZ} \longleftarrow 1$ in $\quad(A C)=\varnothing$ else $\mathrm{FZ} \leftarrow \varnothing$
$F N \leftarrow 1$ if $\quad(A C)<\emptyset$ else $F \mathbb{Q} \leftarrow$

FORMAT :


$$
\begin{aligned}
& \text { * } \mathrm{XI}=24 \text { if } \mathrm{FE}=\varnothing \\
& =56 \text { if } \mathrm{FE} \cong 1
\end{aligned}
$$

**XLI $=$ smallest number that is not identically zero

$$
=2^{-128}
$$

***XUL $=$ largest number that can be represented

$$
=2^{127}\left(1-2^{-X L-1}\right.
$$

CYX(FSRC) is defined as (FSRC) converted from Y mode ( $Y=-X$ ) to the current mode, i.e. Floating or Extended. The source is assumed to be opposite to the current mode. Specifically, if the current mode is F and the FI bit is set. then FSRC $\langle 63: 32\rangle$ are loaded into $A C\langle 31: 0\rangle$. If the $E$ bit is zero, the result is rounded using FSRC $\langle 31\rangle$. Note that PSRC $\langle 31: 0\rangle$ is unaffected. IS the current mode is E. AC $\langle 63: 32\rangle$ are loaded from FSRC $\langle 31: 0\rangle$ and $A C\langle 31: D\rangle$ are cleared. Similarly. CXY (FSRC) converts (FSRC) from $X$ to -X mode by truncating or rounding ( $F T=1$ or $\varnothing$ when $X=E$ or loading trailing zeros if $\mathrm{X}=\mathrm{F}$ 。

INSTRUCTION:

> Store \& Convert from Floating/Extended to Extended/Floating

MNEMONIC:
OPERATION:
STCXY AC, FDST

$$
\begin{aligned}
& \operatorname{FDST}-C_{X I}(A C) \text { if }\left|C_{X Y}(A C)\right| \geqslant X I L \text { or } F H U=1 \\
& \text { else FDST } \longleftarrow 8 * * \\
& F C \leftarrow 1 \text { is }|(A C)| \geqslant 2^{X L} \text { else } \mathrm{FC} \leftarrow \not \subset * \\
& \text { FV↔1 IE (AC) } 7 \text { XUL else FV↔ } \mathrm{O} * * * \\
& \mathrm{FZ} \leftrightarrows 1 \text { if }(\mathrm{AC})=0 \text { else } \mathrm{FZ} \leftarrow \neq \\
& E N \backsim 1 \text { if }(A C)<D \text { else } F N \leftarrow D
\end{aligned}
$$

FORMAT:

| 1 | 7 | 6 | AC | PDST |
| :--- | :--- | :--- | :--- | :--- |

* $\mathrm{XL}=24$ if $\mathrm{FE}=\varnothing$

$$
=56 \text { if } \mathrm{FE}=1
$$

**XLI $=$ smallest number that is not identically zero

$$
=2^{-128}
$$

$* * *$ XUL $=$ lafgest number that can be represented

$$
=2^{12 g}\left(1-2^{-X L-1}\right)
$$

INSTRUCTION: Load \& Convert Integer/Double to Floating/Extended 0334
MNEMONIC: LDCUX SRC.AC
OPERATION:
$A C \leftarrow C_{J X}(S R C)$
FC\&I if $\left|C_{J X}(S R C)\right| \geq 2^{X L}$ else FC\& $\mathrm{C}_{\mathrm{K}}$ *
$P V \leftarrow \varnothing$
$F Z \leftarrow 1$ if $(A C)=\varnothing$ else FZ
$F N \leftarrow 1$ if $(A C)<\varnothing$ else $F N \leftarrow \varnothing$
FORMAT:

| 1 | 7 | 6 | $4+A C$ | SRC |
| :--- | :--- | :--- | :--- | :--- |

CJX(SRC) specifies a conversion from an integer with precision specified by $J$ to a floating point number with precision specified by $X$, i.e. if $J=I$ and $X=F$ the source is assumed to be a $16-b i t 2^{\prime}$ s complement integer which is converted to a sign magnitude floating point number with a 24. bit fraction. In the case of CDF (SRC). the fraction is truncated, i.e, only the highest 24 significant digits are used.

INSTRUCTION:
MNEMONIC:
OPERATION:

| 1 | 7 | 7 | $A C$ | $D S T$ |
| :--- | :--- | :--- | :--- | :--- |

$$
\begin{aligned}
* * X I & =24 \text { if } \mathrm{FE}=\varnothing \\
& =56 \text { if } \mathrm{FE}=1
\end{aligned}
$$

INSTRUCTION:
MNEMONIC:
OPERATION:
FORMAT:

INSTRUCTION:
MNEMONIC:
OPERATION:
FORMAT:

## INSTRUCTION:

MNEMONIC :
OPERATION:
FORMAT:
Store FPU's Exception Code
STFEC DST
DST $\Leftarrow(\mathrm{FEC}) * 2$

| 1 | 7 | 7 | 6 | DST |
| :--- | :--- | :--- | :--- | :--- |

MNEMONIC:

OPERATION:
FORMAT:

$$
M C \leftarrow(R, D)
$$

| 1 | 7 | $\varnothing$ | $\varnothing$ | 1 | $\varnothing$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

The ROM cycle counter (RCC) decrements each ROM cycle. In maintenance mode the next ROM word will not be fetched if the RCC= $\overline{6}$.

INSTRUCTION:
Store A register in Ac $\phi$
MNEMONIC:
OPERATION:
STA $\varnothing$
$A C D \longleftarrow(A R)$
FORMAT:


INSTRUCTION:
Store B register in ACDD
MNEMONIC :
OPERATION:
FORMAT:
$\operatorname{sTB} B$
$A C \phi \longleftarrow(B R)$

| 1 | 7 | 6 | $\varnothing$ | 1 | 2 |
| :--- | :--- | :--- | :--- | :--- | :--- |

INSTRUCTION:

MNEMONIC:

OPERATION:

FORMAT:


APPENDTX A

SUMMARY OF EPU INSTRUCTION SET

| InSTRUCPTON | MNEMONIC | OP CODE | DESCRIPTTON |
| :---: | :---: | :---: | :---: |
| Copy Floating |  |  |  |
| Condition codes | CFCC | 170000 | CC - FCC |
| Set Floating Mode | SETE | 170001 | FE\&0 |
| Set Extended Mode | SERE | 170002 | $\mathrm{FE} \leftrightarrows 1$ |
| Load Maintenance |  |  |  |
| Counter | IDMC | 170010 | $M C \leqslant(R 0)$ |
| Store AR Register |  |  |  |
| Store BR Register |  |  |  |
| in $A C D$ | STEX | 170012 | $A C \emptyset \leqslant(B R)$ |
| Store QR Register |  |  |  |
| $\mathrm{ACD}$ | STOD | 170013 | $\begin{aligned} & \mathrm{BR} \leftarrow(\mathrm{OR}) \\ & A C Q=(B R) \end{aligned}$ |
| Integexize Floating/ |  |  |  |
| Extended | INTX F'SRC) | 170300 +FSRC | AC4 <integer part of ( PSRC ); AC5Sfractional part of (FSRC) |
| clear Floating/ |  |  |  |
| Extended | CLRX FDST | $170400+$ PDST | FDST $\leqslant \varnothing$ |

IMSTRUCTELON

Negate Floacing/
Extonded
Make Absolute
Floating/Extended
Test Floating/
Extended
Load Floating/
Extended
Scone Eloating/
axtended
Add Floating/
Extended
Subtract Floating/
Extended
Multiply Floating/
Extended
Divide Floating/
Extended
Reverse Subtract
Eloating/Extended
Compare Floating/ Extended

MNEMONIC

NEGX FDST

ABSX EDST

TSTX FDST

LDX FSRC, AC

STX AC.EDST

ADDX FSRC, AC

SUBX FSRC, AC

MUIX FSRC, AC

DIVX FSRC, AC

RSUBX ESRC, AC

CMPX AC, FDST

## APPENDIX A (continued)

| OP CODE | DESCRTPTION |
| :---: | :---: |
| $170500+$ PDST | EDST $4-(F D S T)$ |
| 170600 +FDST | FDST $\longleftarrow\|(\operatorname{FDST})\|$ |
| $170700+\mathrm{FDST}$ | FCC 4 condition of ( |
| $171.000+\mathrm{AC} * 100+\mathrm{FSRC}$ | $A C \leqslant(E S R C)$ |
| $171400+\mathrm{AC} * 100+\mathrm{FDST}$ | FDST, \& AC |
| $172000+\mathrm{AC} * 100+\mathrm{FSRC}$ | $A C<(A C)+(F S R C)$ |
| $172300+A C * 100+E S R C$ | $A C \leftarrow(A C)-(F S R C)$ |
| $173000+\mathrm{AC} * 100+\mathrm{FSRC}$ | $A C \longleftarrow(A C) *(F S R C)$ |
| $173400+A C * 100+F S R C$ | $A C=(A C) /($ FSRC $)$ |
| $174000+A C * 100+F S R C$ | $A C \Leftarrow(F S R C)-(A C)$ |
| $174400+$ C** $100+\mathrm{FSRC}$ | FCC $\leftarrow$ condition of $(F D S T)-(A C)$ |

$$
\begin{aligned}
& \text { FDST } \leftarrow-(F D S T) \\
& \operatorname{FDST} \longleftarrow|(\operatorname{FDST})| \\
& \text { FCC }- \text { condition of (FDST) } \\
& A C \leqslant(E S R C) \\
& \text { EDST, «AC } \\
& A C<(A C)+(E S R C) \\
& A C \leqslant(A C)-(F S R C) \\
& A C \longleftarrow(A C) *(F S R C) \\
& A C:-(A C) /(F S R C) \\
& \text { (FDST)-(AC) }
\end{aligned}
$$

## APPENDIX A (continued)


$D S T \leqslant(\mathrm{FEC}) * 2$

## APPENDIX B

FLOANTNG POTNT EXECUMPON TIMES

An initial analysis of our floating point algorithms resulted in the execution times of the table below. These times apply to AC to AC operations.

The following appsoximation can be used to find the execution time for memory referencing operations: Take time of table below and add to it ( 0.25 dusec + memory access/cycle time) * number of memory references. This time has to be conrected further for possible memory cycles for the address computation (e.g. add 1 memory access time for mode 6 " $A(R)$ ").

ELOATING POMNT FXECUTTON TIMES EOR AC-AC OPERATTONS



[^0]:    *Identifiable in the sense that their overlap does not result in a complete merging of the end user needs.

[^1]:    * We should not delude ourselves regarding the potential of System/7. IBM has consistently enhanced products to meet the threat of competition - How about segmentation registers on System/7?

[^2]:    *September 1971 issue of Computer and Automation.

[^3]:    WThese represent examples of possible configurations; the readex should not accept them literally.
    **We intend to investigate full 11/20 compatibility and issue a memo describing our conclusions.

