# The Lincoln TX-2 Computer Development* 

wesley a. CLARK $\dagger$

Introduction

Tily of $\mathrm{X}-2$ is the newest member of a growing famstructed at the Lincoln Laboratory of M.I.T. as part of the Lincoln program for the study and development of large-scale, digital computer systems suitable for control in real time. Although, in general characteristics and design philosophy, it owes a great deal to its predecessors, Whirlwind I and the Memory Test Computer, the Lincoln TX-2 incorporates several new developments in components and circuits, memories, and logical organization. It is the purpose of this paper to summarize these new features and to give some idea of the TX 2 program. Fig 1 shows TX-2 in its present development stage.


Fig. 1 The Lincoln TX- 0 and TX- 2 computers. Foreground: TX-0
console: middle center: TX-0 partially completed TX-2 frame showing plug-in unit construc

History
With the development by Lincoln and IBM engineers of the SAGE computer for air defense, real-time control computer systems had reached an impressive level of size, sophistication, and complexity. The highly successful $64 \times 64$ coincident-current, magnetic-core, memory array was in operation in the Memory Test Computer which had given up its earlier $32 \times 32$ array to Whirlwind. Vacuum tubes abounded in all directions, design which could be made by increasing memory size, eliminating vacuum tubes wherever possible, and or ganizing input-output buffering, control, and communi cations into more efficient forms, would be well worthwhile.

* The research reported in this document was supported jointly
by the Army, Navy, and Air Force under contract with Mass. Inst by the Army, Navy, and Air Force under contr
Tech.
$\dagger$ Lincoln Lab., M.I.T., Lexington, Mass.

The development of a $256 \times 256$, switch-driven, mag-etic-core memory array was begun and the Philco sur-ace-barrier transistor made its appearance. After some ery promising bench experiments with flip-flops and logic circuits, it became apparent that this transisto was potentially well-suited to use in large-scale system and warranted further study. Accordingly, plans wer increasing size and complexity which would make pos sible the development and evaluation of circuits usin the surface-barrier transistors, and which would lead to a computer of advanced design that would be capable to a computer of advanced design that would be capable A double-rank shift register of eight memory. taining about 100 transistors was constructed and put on life-test in April, 1955. It has since been circulating a fixed pattern almost continuously with no known error and no natural transistor failures
As the next step, it was decided to build a small, high-speed, error-detecting multiplier and incorporate marginal checking and other system features. The value of a multiplier as a preliminary model had been wel demonstrated by the 5 -digit system built during Whirlwind's early development. The shift, carry, count, and complement operations, under closely controlled timing conditions, were felt to be representative of all of th perations in the manipulative elements of the type 000 . 1955 and has been in nearly continuous operation since. Operatińg margins are periodically checked, and in teady state operation, the multiplier's error-rate ha been about one every two months, or one error per $5 \times 10^{11}$ multiplications at $10^{5}$ multiplications per second Most of these errors appear to have been caused by cracks in the printed wiring which open intermittently During this period, a better idea of the general char acteristics of the projected computer began to develop and the engineers who were designing the $256 \times 25$ memory were encouraged to think in terms of a word of 36 bits. The notion of a logically separate input-outpu processor was examined and rejected in favor of a minimum buffering scheme in which data is transferred directly to and from the central memory of the com puter. The possibility was recognized of programming
these transfers by means of additional program sethese transfers by means of additional program sequences and associated progracilcounters, thus taking dine itself for proces. input-output data
It was data
It was reare tome such elaborate wa ystem. The 8 -bit multiplier had produced a certai
measure of confidence and familiarity with circuits, packaging, and techniques of logical design, but there remained the problems associated with communicating with memory units and input-output equipment operating at vacuum-tube levels over relatively large distances from a central machine which operated at tranwhich had It appeared that the memory development also benefit by a preliminary evaluation of the $256 \times 256$ array and its switching, timing, and noise problems in an operating computer of some kind, possibly with a reduced word length. It was, therefore, decided to design and build next a simple machine - in fact, the simplest reasonable machine - in order to bring about an early intermediate closure of the various efforts within the program.
After some thought about the various possible minimal machines, a design was completed in which the word final form. We began to refer to this computer as the TX-0 and to the projected machine as the TX-2. Because the $256 \times 256$ memory array required 16 bits for complete addressing, the single-address instruction wor of the TX-0 was left with 2 bits in which to encode in structions. The particular set of instructions chosen in cluded three which required a memory address (add store, and conditional jump) and one which did not. In this last instruction, the remaining 16 bits were used to control certain necessary and useful primitive opera tions such as clearing and complementing the accumuator, transferring words between registers, and turning on and off input-output equipment.
The TX-0, equipped with a Flexowriter, a papertape reader, and a cathode-ray tube display system was Twenty planes of the $256 \times 256$ memory array were in stalled the following August and the TX-0 now con taining about 3600 transistors and 400 vacuum tubes, began to function as a complete computer. Since that time, it has been used to run a variety of testing and demonstration programs, and a symbolic address com piler and other utility programs have been constructed and are currently in use.
Not only has the TX-0 served the evaluational purposes for which it was built, but it has also demonstrated an effectiveness as a usable computer that somewhat surprising in view of its simplicity. Its rela tively high speed of about 80,000 instructions per sec ond and its 65,536 -word memory compensate in large measure for the limitations of its instruction code and ogical structure.
With the successful completion of the TX- 0 , the final steps in the development were undertaken in packag A , carcher her and the transistors and memory the types of logical circuits which are practical, techniques of marginal checking and the lesser system problems such as color scheme
selection and the proper location of pencil sharpeners. As design work progressed, the TX- 2 took form as a system of about 22,000 transistors and 600 vacuum tubes. It is an interesting fact that at each step of the
development since the shift register, the number of transistors involved was about 6 times the number in the preceding step. This is graphically shown in Fig. 2. At the time of writing, approximately 16 million tran-sistor-hours have accumulated in the shift register, multiplier, and TX- 0 . There have been two natural deaths and a dozen or so violent ones, primarily due to contact shorting with clip leads and probes.


Fig. 2-Steps in the Lincoln TX-2 development program.

## Design Objectives

In describing design objectives, it should be pointed out that speed of operation was not the primary consideration to which all other attributes were sacrificed. It logic circuits, to increase the speed of multiplication division, and shift-type operations. Similarly the operation of the index register system could have been made more efficient at the cost of an additional small, fast memory. The principal objective was rather that of achieving a balance among the factors of speed, reliability, simplicity, flexibility, and general virtue.
A key aspect is that of expandability which, in an experimental computer in an active environment, certainly ranks with the foregoing qualities in importance. The address structure in the TX-2 permits an expansion of the memory by about a factor of 4 , partly to allow for new memory developments, such as the transistordriven $64 \times 64$ array which was begun following the completion of TX- 0 . New instructions and pieces of terminal equipment will certainly be added during the course of future operation. Extra space and spare plugs the computer frame Finally modular construction will permit a fairly easy physical expansion when required The result of all this activity has been a computer of relatively large capability. In addition to incorporating high-speed transistor circuits and a large magnetic-core
memory array, the Lincoln TX-2 has two major and distinguishing design characteristics:

1) The structure of the arithmetic element can be altered under program control. Each instruction specifies a particular form of machine in which to operate, ranging from a full 36 -bit computer to four 9 -bit computers with many variations. Not only is such a scheme able to make more efficient use of the memory in storing data of various word lengths, but it also can be expected to result in greater over-all machine speed because of the increased parallelism of operation.
Peak operating rates must then be referred to particular configurations. For addition and multiplication, these peak rates are given in Table I.
2) Instead of one instruction counter, the TX-2 has 32 such counters which are assigned separately to different users of the computer, who then compete for operating time from instruction to instruction. A special
part of the machine selects a particular user based

| Peak Operating Speeds of TX-2 |  |  |
| :---: | :---: | :---: |
| Word Lengths <br> (in bist) | Additions <br> per second | Multiplications <br> per second |
| 36 | 150,000 | 80,000 |
| 18 | 300,000 | 240,000 |
| 9 | 600,000 | 600,000 |

partly on a predetermined priority schedule and partly on the curen meds that user. operation, in which many essentially independent instruction sequences interrupt and interleave one another, is an extension of the breakpoint operation found in DYSEAC of the National Bureau of Standards.
The value of these features will have to be assessed during the course of future machine operation. The next two papers.

## iscussion

P. C. Miller (Logistics Research): When severa, programs are being run simultan ously, are there any provisions to prevent
each of the users from stealing another's storage space?
Mr. Clark:
Mr. Clark: This is a provision which, of
course. has to te made course, has to be made by the programmer
himself. Actually, suppose we were talking about the multisequence type machine that will be discussed in the next paper, I might
mention that there are certain things that cant't acquire in the control of the program-
mer, if the programmer mer, if the programmer does try to use the
same area of storage that another program mer is using, and there is no way at a that we are going to try to attempt to de tect this
F.. .
F. S. Preston (Norden Labs.): What uses
are planned for the TX are planned for the TX-2?
Nelson Blachman (Sylvania EDI)
Howard Howard Bedford (North American Avia-
tion): Will the TX-2 tion). Wanner by the SAGE uter be used in Mr. Clark: What motivated the puter was an obvious desire to make someputer was an obvious desire to make some-
thing better. Is this a direct part of the
SAGE development? SAGE development? The answer to that is,
"No direct part," This is a developmet project of experimental systems, one of many development projects at the Lincoln

Reprinted from the Procebdings of the Westren Joint Computer Conference
Los Angeles, California, February 1957
printed in the u.f.A.
of course, very deeply involved in the SAGE program, but no other form of connection
exists. This machine is to be used in simulating physical systems. W. A. Farrand (Autonetics Div. of
N.A.A., Bellfower, Calif.): I would like to N.A.A., Beilflower, Calif.): 1 would like to
know what checking methods are used?

Mr. Clark: I am not sure just what checking methods are meant here. Sory system by means of a parity loop; this is a very simple check. We expect the memory
to be quite reliable in that we do check all to be quite reliable in that we do check all
of the core memories with the parity; other-
wise there is wise, there is no checking while the machine
is running. We have to check the machine is running. We have to check the machine
before the machine is actually doing the program
later.
L. Kolbo (RAND Corp.): Does this ma-
L. Kolbo (RAND Corp.). Does this ma-
chine make use of extract and deposit operations by use of masks?
Mr. Clark: The three floating functions that I mentioned originally, the and or the only one which is, is the masked stored instruction, which is not, strictly speaking,
a logical instruction but a digit and memory substitution type instruction.
W. Heising (IBM): What is the time execute typical floating "add" (pro-

Mr. Clark: The reason why we did not wire floating-point operations into the ma-
chine is because we found that with con figuration control it is very easy to progran these instructions. Floating addition, for
instance, takes 7 to 9 instructions, depending on how many there are going to be of
them, to be actually executed in sequen them, to be actually executed in sequence to
develop in 10 microseconds per instruction develop in 10 microseconds per instruction.
That is, about 70 microseconds are required to execute an interpretive floating addition operation. Multiplication and division are
much shorter: they take 3 or 4 instructions apiece.
R. Frohman (National Cash Register Co.): It appears that the TX-2 was well and thoroughly planned. Could you please
indicate about what amount of time was indicate about what amount
spent in preliminary planning?
Mr. Clark: The preliminary planning was Mr. Clark: The preliminary planning was
done largely in the previous systems which done largely in the previous systems which
were developed. The actual manpower
which went tinto the design and building of which went into the design and building of
the computer is toughly broken down three the computer is roughly broken down: three engineers doing logical design; three engi-
neers doing the memory work; and three
engineers designing and engineers designing and building the hard-
ware. This is besides shop facilities, drafting ware. . his is besides shop facilities, drafting
facilities, and a good number of very good technicians. It wa
people for one year.

# The Lincoln TX-2 Computer Development* 

WESLEY A. CLARK $\dagger$

## Introduction

THE TX-2 is the newest member of a growing family of experimental computers designed and constructed at the Lincoln Laboratory of M.I.T. as ment of large-scale, digital computer systems suitable ment of large-scale, digital computer systems suitable
for control in real time. Although, in general characteristics and design philosophy, it owes a great deal to its predecessors, Whirlwind I and the Memory Test Com puter, the Lincoln TX-2 incorporates several new de elopments in components and circuits, memories, and logical organization. features and to give some idea the historical development and general design objectives the TX-2 progrom. Fig 1 shows TX- 2 in its present development stage.


Fig. $1-$ The Lincoln TX-0 and TX-2 computers. Foreground: TX-0
console indidde center: TX-0 central computer frame right rear artially completed TX-2 frame showing plug-in unit construc ion; left rear: the $256 \times 256$ memory.

History
With the development by Lincoln and IBM engineers of the SAGE computer for air defense, real-time control computer systems had reached an impressive evel of size, sophistication, and complexity. The highly successful $64 \times 64$ coincident-current, magnetic-core, memory array was in operation in the Memory Test Computer which had given up its earlier $32 \times 32$ array Whirlwind. Vacuum tubes abounded in all directions. was apparent that the further advances in system design which could be made by increasing memory size erminating vacuum tubes wherever possible, and or ganizing input-output buffering, control, and communi cations into more efficient forms, would be well worth while.
*The research reported in this document was supported jointly
y the Army, Navy, and Air Force under contract with Mass. Ins ech.
$\dagger$
Lincoln Lab., M.I.T., Lexington, Mass.

The development of a $256 \times 256$, switch-driven, mag-netic-core memory array was begun and the Philco sur-face-barrier transistor made its appearance. After some very promising bench experiments with flip-flops and was potentially well-suited to use in large-sa trsist and warranted further study, Accordinly, plans wer aid for a succession of experimental digital systems of increasing size and complexity which would make pos ible the development and evaluation of circuits using the surface-barrier transistors, and which would lead to a computer of advanced design that would be capable of making efficient use of the $256 \times 256$ memory.
A double-rank shift register of eight stages and containing about 100 transistors was constructed and put on life-test in April, 1955. It has since been circulating a fixed pattern almost continuously with no known error and no natural transistor failures.
As the next step, it was decided to build a small, high-speed, error-detecting multiplier and incorporate marginal checking and other system features. The value of a multiplier as a preliminary model had been well demonstrated by the 5 -digit system built during Whir wind's early development. The shift, carry, count, and conditions, were felt to be represtative of af the perations in the manipulative elements of the type computer planned Accordingly, an 8-bit system using 600 transistors was designed and completed in August, 1955 and has been in nearly continuous operation since. Operating margins are periodically checked, and in steady state operation, the multiplier's error-rate has been about one every two months, or one error pe $5 \times 10^{11}$ multiplications at $10^{5}$ multiplications per second Most of these errors appear to have been caused by cracks in the printed wiring which open intermittently During this period, a better idea of the general char acteristics of the projected computer began to develop and the engineers who were designing the $256 \times 256$ memory were encouraged to think in terms of a word o 36 bits. The notion of a logically separate input-output processor was examined and rejected in favor of a minidirectly to and from the central memory of the con puter. The posibility was recognized of programmin hese transfers by means of additional program se quences and associated program counters, thus taking advantage of the extensive facilities of the central ma chine itself for processing input-output data.
It was realized that another development step was desirable before attempting such an elaborate 36 -bi system. The 8 -bit multiplier had produced a certain
measure of confidence and familiarity with circuits, packaging, and techniques of logical design, but there emained the problems associated with communicating with memory units and input-output equipment operating at vacuum-tube levels over relatively large dis
tances from a central machine which operated at tran sistor levels. It appeared that the memory development, which had now entered the construction phase, would also benefit by a preliminary evaluation of the $256 \times 256$ array and its switching, timing, and noise problems in an operating computer of some kind, possibly with a reduced word length. It was, therefore, decided to design and build next a simple machine in fact, the simplest reasonable machine - in order to bring about an early intermediate
Ater some thought about the various possible minimal machines, a design was completed in which the word ength would be 18 bits - a graceful half of the projected
final form. We began to refer to this computer as the TX-0 and to the projected machine as the TX-2. Because the $256 \times 256$ memory array required 16 bits for complete addressing, the single-address instruction word of the TX-0 was left with 2 bits in which to encode in structions. The particular set of instructions chosen in cluded three which required a memory address (add, store, and conditional jump) and one which did not. In this last instruction, the remaining 16 bits were used to control certain necessary and useful primitive operations such as clearing and complementing the accumuator, transferring words between registers, and turning n and off input-output equipment.
The TX-0, equipped with a Flexowriter, a papertape reader, and a cathode-ray tube display system was Twenty planes of the $256 \times 256$ memory array were in stalled the following August and the TX-0, now containing about 3600 transistors and 400 vacuum tubes, began to function as a complete computer. Since that time, it has been used to run a variety of testing and demonstration programs, and a symbolic address compiler and other utility programs have been constructed and are currently in use.
Not only has the TX-0 served the evaluational purposes for which it was built, but it has also demonstrated an effectiveness as a usable computer that somewhat surprising in view of its simplicity. Its relatively high speed of about 80,000 instructions per sec ond and its 65,536 -word memory compensate in large measure for the limitations of its instruction code and Wical structure
With the successful completion of the TX-0, the fina steps in the development were undertaken in packag A great deal had been learned about the performance of the transistors and memory, the types of logical circuits which are practical, techniques of marginal checking and the lesser system problems such as color scheme
selection and the proper location of pencil sharpeners. As design work progressed, the TX- 2 took form as a system of about 22,000 transistors and 600 vacuum development since the shift register, the number of transistors involved was about 6 times the number in the preceding step. This is graphically shown in Fig. 2. At the time of writing, approximately 16 million tran-sistor-hours have accumulated in the shift register, multiplier, and TX-0. There have been two natural deaths and a dozen or so violent ones, primarily due to contact shorting with clip leads and probes.

Fig. 2-Steps in the Lincoln TX-2 development program.

## Design Objectives

In describing design objectives, it should be pointed out that speed of operation was not the primary consideration to which all other attributes were sacrificed. It logic circuits, to increase the speed of multiplication division, and shift-type operations. Similarly, the opera tion of the index register system could have been made more efficient at the cost of an additional small, fast memory. The principal objective was rather that of achieving a balance among the factors of speed, reliability, simplicity, flexibility, and general virtue.
A key aspect is that of expandability which, in an experimental computer in an active environment, certainly ranks with the foregoing qualities in importance. The address structure in the TX-2 permits an expansion of the memory by about a factor of 4, partly to allow for new memory developments, such as the transistordriven $64 \times 64$ array which was begun following the completion of $\mathrm{X}-0$. New instructions and pieces of terminal equipment have ben artfully distributed about in constructing the computer frame. Finally modular construction will permit a fairly easy physical expansion when required The result of all this activity has been a computer of elatively large capability. In addition to incorporating high-speed transistor circuits and a large magnetic-core
memory array, the Lincoln TX-2 has two major and distinguishing design characteristics:

1) The structure of the arithmetic element can be altered under program control. Each instruction specifies a particular form of machine in which to operate, ranging from a full 36 -bit computer to four 9 -bit computers with many variations. Not only is such a scheme able to make more efficient use of the memory in storing data of various word lengths, but it also can be expected to result in greater over-all machine speed because of the increased parallelism of operation.
Peak operating rates must then be referred to par ticular configurations. For addition and multiplication, these peak rates are given in Table I.
2) Instead of one instruction counter, the TX-2 has 32 such counters which are assigned separately to different users of the computer, who then compete for operating the instruction to instruction. A special part of the machine selects a particular user based

Peak Operable I

| Word Lengths <br> (in bits) | Additions <br> per second | Multiplications <br> per second |
| :---: | :---: | :---: |
| 36 | 150,000 | 80 |
| 18 | 30,000 |  |
| 9 | 600,000 | 240,000 |
| 9 | 600,000 |  |

partly on a predetermined priority schedule and partly on the current needs of that user. This multiple-sequence operation, in which many essentially independent instruction sequences interrupt and interleave one another, is an extension of the breakpoint operation found in DYSEAC of the National Bureau of Standards.
The value of these features will have to be assessed during the course of future machine operation. The next two papers.

## Discussion

P. C. Miller (Logistics Research): When several programs are being run simultaneously, are there any provisions to prevent
each of the users from stealing another's storage space?
Mr. Clark:
Mr. Clark: This is a provision which, of
course, has to be made by the programmer
himself. Actually, suppose we were talking course, has to be made by the programmer
himself. Actually, suppose we were talking
about the multisequence type machine that about the multisequence etype machine that
will be discussed in the next paper, I might will be discussed in the next paper, I might
mention that there are certain things that we cantt acquire in the control of the program-
mer, if the programmer does try to mer, if the programmer does try to use the same area of storage that another program-
mer is using, and there is no way at all mer is
that we
tect this.
tect this.
F. S. Preston (Norden Labs.): What uses
F.S. Preston (Norden Labs.): What uses
are planned for the TX-2?

Nelson Blachman (Sylvania EDI) and
Howard Bedford (North American AviaHoward Bedford (North American Avia-
tion): Will the TX-2 Computer be used in ton): Winner by the SAGE system?
any mr.
Mr. Clark. What Mr. Clark: What motivated the com-
puter was an obvious desire to make someputer was an obvious desire to make some-
thing better. Is this a direct part of the SAGE development? The answer to that is, project of experimental systems, one of
many development proiects at the Lincoln many development projects at the Lincoln
Laboratory, and the Lincoln Laboratory is,
of course, very deeply involved in the SAG program, but no other form of connection-
exists. This machine is to be used in simuexists. This machine is
W.A. A. Farrand (Autonetics Div, of N.A.A., Bellffower, Calif.): I would vive tive to
know what checking methods are used?

Mr. Clark: I am not sure just what checking methods are meant here. So far as
the circuits go, we check the memory sys the circuits go, we check the memory sys
tem by means of a parity loop; this is a
very simple check. We expect very simple check. We expect the memor
to be quite reliable in that we do to be quite reliable in that we do check all
of the core memories with the parity; othe of the core memories with the parity; other-
wise, there is no checking while the machin is running. We have to check the machine
before the machine is actually doing the programming, but this will be gone into
later. later.
L. Kolbo (RAND Corp.): Does this maoperations by use of masks?
Mr. Clark: The three floating function that I mentioned originally, the and/or
instructions, are not masked instruction instructions, are not masked instructions
the only one which is, is the masked store instruction, which is not, strictly speaking,
a logical instruction but a digit and memory a logical instruction but a dig.
W. Heising (IBM): What is the time
execute typical floating "add" (a) oxecente typical floating "add" (pro

Mr. Clark: The reason why we did wire eloating-point operantions into the no ma-
chine is because we found that with con figuration control it is very easy to program
these instructions. Floating addition these net takes 7 to 9 instructions, depending on how many there are going to be of them, to be actually executed in sequence to develop in 10 microseconds per instruction.
That is, about 70 microseconds are required to execute an interpretive floating addition operation. Multiplication and division are
much shorter: they take 3 or 4 instructions apiece.
R. Frohman (National Cash Register
Co.): It appears that the TX-2 was well Co.): It appears that the TX-2 was well
and thoroughly planne. Could you please
indicate about what indicate about what amount of time was
spent in preliminary planning? $\rightarrow$
Mr. Clark: The preliminary planning was done largely in the previous systems which
were developed. The actual manpower
which which went into the design a nd building of
the computer is roughly broken down: three the computer is roughly broken down: three
engineers doing logical design; three engienginers doing logical design; three engi-
neers doing the memory work; and three engineers designing and building the hard-
ware. This is besides shop facilities, drafting facilities, and a good number of very good technicians. It was approximately nine

Los Angeles, California, February 1957
printed in the u.s.a.

# A FUNCTIONAL DESCRIPTION OF THE LINCOLN TX-2 COMPUTER 

By<br>J. M. FRANKOVICH and H. P. PETERSON

## A Functional Description of the <br> Lincoln TX-2 Computer*

J. M. FRANKOVICH $\dagger$ and H. P. PETERSON $\dagger$

## Introduction

THE TX-2 is a large scale digital computer deigned and built at the Massachusetts Institute of Technology Lincoln Laboratory utilizing new memory and circuit components and some new logical design concepts. The computer will be applied as a research tool in scientific computations, and in datahandling and real-time problems. The design of the computer reflects not only the characteristics of the components avalable, but also the nature of the intended applications. This paper explains the functional and portant from the user's point of view.

General Structure of TX-2
TX-2 is a parallel binary computer with a 36 -digit word length. The internal memory is all random-access and will initially consist of 69,632 registers of parity checked magnetic-core memory and about 24 additional toggle switch and flip-flop registers. About 150,000 instructions can be executed per second. Instructions are of the indexed single-address type, and a fixed-point signed-fraction, one's complement number system is used.
Several unusual ideas incorporated in the system organization reduce the amount of information unnecessarily manipulated during program sequences. Furtherof several operations simultaneously, thereby increasing the effective speed of the computer

The principal registers and information paths in the computer are illustrated schematically in Fig. 1. $A, B, C, D, E, F, M$, and $N$ are the 36 -bit flip-flop registers in the machine. $M$ and $N$ are memory buffer registers, each of which has a parity flip-flop and associated circuitry used to check the parity of memory words. $P, Q$, and $X$ are 18 -digit registers; $X$ also has a parity digit which is used to check the parity of words in the $X$ memory. Control flip-flops are not shown in Fig. 1.


Fig. 1-TX-2 system schematic, showing the principal registers and

Element. The 36 -digit configuration of the memory is not, however, maintained throughout the computer during operation timing. A programmer can, in effect, control several independent, shorter operand word length computers simultaneously during the execution fing instruction. This flexibility is realized by specising a particular system configuration with each instruction.
The comp
The computer communicates with the outside world through units in the In-Out Element, several of which can be simultaneously operated. Whenever an input or output information transfer can occur, signals to the Program Element from the In-Out Element automatically call into operation the associated instruction sequence. This multiple-sequencing aspect of the computer
will not be described in this paper. ${ }^{1}$
${ }^{1}$ J. W. Forgie, "The Lincoln TX-2 in-out system," this issue
p. 156 .
*This research was supported jointly by the Army, Navy, and
Air Force under contract with the Mass. Inst. Tech., Cambridge, $\stackrel{\text { Mass. }}{\dagger}$ M.I.T. Lincoln Lab., Lexington, Mass.

The availability of a large, fast, core memory for TX-2 permitted an emphasis on the design of a machine with an all random-access memory which could be as arge as 262,144 words. The homogeneous aspect of so coding problems and permits continued high-speed coding problems and permits continued high-speed ternal memory.
The TX-2 Memory Element (see Fig. 2) is divided into four independently operating memories, each containing up to 65,536 36-digit words. The operating speed of TX-2 is determined by the cycle time for the memories: the 65,536 -word $S$ Memory is expected to have cycle time of between six and seven microseconds; and the 4096 -word $T$ Memory, a cycle time between five and six microseconds. Both memories are parity checked.


Fig. 2-TX-2 Memory Element. Two address and two buffer registers
are used to permit simultaneous operation of any two of the four memories.

Although the $U$ Memory currently is not specified, it may contain a 4096 -word core memory in the initial system. The $V$ Memory consists of 8 flip-flop registers in the central machine and 16 toggle switch registers which contain the program sequence executed wheneve The contents of the toggle switch registers can be used as instructions or operands, but naturally cannot be
altered by a program. The six 36 -bit registers $A, B, C$, $D, E$, and $F$ are also part of the $V$ Memory but their contents can be used only as operands during the execution of an instruction. The programmer has, in a limited sense, a two address instruction machine when he refers to these registers in load and store type instructions. The ther two flip-flop registers in the $V$ Memory are a 60 -counts-per-second clock and a random-number register. When an instruction calls for the storing of an operand in memory, the operand memory cycle can be extended up to two microseconds. The extension occurs between the time that the memory register is read and the time that it is rewritten. During this extension time the memory register transfers in the central computer take place, the parity of the word read from memory is checked, and the parity of the new memory word compued. Because the extended cycle is less than the two instructions, an increase in computing efficiency is realized.
The $P$ Register in the Program Element specifies the location of an instruction in memory and the $N$ Register the Control Element holds the instruct $P$ select the memory system from which the instruction word is to be obtained, the right 16 digits address the word within the memory. Similarly the $O$ Register locates the operand in one of the memory systems, the operand being placed in $M$.

## Control and Indexing

An instruction word read into $N$ has the structure shown in Fig. 3. The first two digits of the word specify information to the In-Out Element, and the four $c f$ digits specify the computer configuration. The interpre tation of the $b$ and $d$ digits is not discussed here. ${ }^{2}$ The cf digits will be discussed later
The operation code for the instruction is specified by
IN-OUT BREAK \& DISMISS BITS PERMIT
change of program sequence
CONFIGURATION NUMBER SELECTS ONE OF IG SYSTEM CONFIGURATIONS (PERMUTATION, ACTIVITY, COUPLING)


INDEXED OPERAND ADDRESS $\gamma=y+(\mathrm{j})$
Fig. 3-TX-2 instruction word layout.
the six op digits. On simple load and store type instructions these six digits are further subdivided into two groups of three. The first group determines the operation-
and the second specifies the register in the central computer which is being loaded or whose contents are being stored

The base address for the operand, formed by the $18 y$ digits, is usually modified by the contents of the index register selected by the six $j$ digits. The index registers form a unique 64 -register, parity-checked core memory which has a 1 microsecond access time. The contents of the specified index register is read into the $X$ Register of the Program Element via the paths indicated in Fig. 4. The base address and the index are fed into a full adder circuit which produces the sum, $Y=y+(j)$, in about 1 microsecond. The over-all complexity of the Program Element was reduced by having the adder produce both the sum, $Y$, and the unmodified base address, $y$; either of these quantities can be directed to the operand memory address register $Q$. Whenever the zeroth index register is chosen, the adder produces only the unmodified base address. The effect is the same as having the index register contain zero, so the
The instruction i indexed by one as each instruction is executed by is indexed by one as each instruction is executed, but adder to be directed to $P$. The adder also provides a communcation path for index jump instructions from the $X$ Memory to the Memory Element by way of the Exchange Element.

Arithmetic Element
The registers and sufficient basic operations in the Arithmetic Element (AE) to implement addition, multiplication, division, shift, and various logical operations are shown in Fig. 5. Operation timing for most of the TX-2 instructions is also performed in the AE.

The design of the AE reflects the desire to attain highspeed operation for TX-2 even when long-time instructions are being performed in the AE. The only instructions which require more than a memory-cycle time for execution are those which involve shifting. These are for example, multiply, divide, shift, and normalize. For this reason the AE contains a sufficient number of storage registers to permit these instructions to be carried out in the AE while the remainder of TX-2 is freed to perform other instructions.

The four registers in the AE can each communicate with the $E$ Register in the Exchange Element and thus with the Memory Element. As mentioned earlier, these registers are addressable as part of the $V$ Memory System. Therefore, programmers have acce
The AE registers, designated by $A, B, C$, and $D$, are described on the next page.


Fig. 4-TX-2 Program Element, determining the instruction and
operand memory addresses, performing $X$ memory operations.


Fig. 5-TX-2 Arithmetic Element, showing the circuit
and transfer paths for AE operations.

The A Register accumulates the results of all the arithmetic operations except division for which it holds the remainder. INCLUSIVE OR, EXCLUSIVE OR) which, it should be noted, are bit-wise operations. The information in the $A$ Register can also be shifted (i.e., multiplied by some positive or negative power of two) or cycled (i.e. shifted, without preserving the special significance of the sign bit, as in a closed ring).
The $B$ Register serves as an extension of $A$ during multiplication, certain shifts and cycles, and, in a sense, during division when the least significant digits of the double-length dividend are stored in $B$. The resulting quotient then appears in $B$. Moreover, the information in $B$ can be shifted or cycled independently of $A$. In multiplication, the multiplier originally in $A$ is trans ferred via parallel paths directly into $B$ (where the leas significant digit then controls the operation)
The C Register stores the partial carries during arith metic operations, most important as described later. Since these parta $C$ is bit-wise logical products (
The D Register holds the multiplicands, divisors, adThe $D$ esist for It also holds the numbers which control the shifting and cycling of $A$ and $B$, namely the number of places, up to 72, and the direction, right or left. The facility of $D$ to count is used also in accumulating the results of the normalizing of $A$ and counting ones in $A$.
Besides the above mentioned facilities, each of the AE registers can be complemented, which allows subtractions to be done.

## AE Circuits

There are four $A d d$ One circuits on $D$, so that different parts of $A$ and $B$ can be controlled separately and simultaneously. For simplicity, just one Add One circuit is shown in Fig. 5. These Add One circuits use the simultaneous carry principle, permitting one count to occur every 0.4 microsecond. Each can count up to 127.
The Logical Product circuit of $A$ and $D$ into $C$ and the Sum Modulo 2 (EXCLUSIVE OR) circuit of $A$ and $D$ into $A$ when used at the same time are called a Partial Ad. When the Complete Carry circult of $D$ and a Partial Add, the result is a full addition of $D$ and $A$ into $A$. The Come Cary a 1.5 microsecors for 36 bits.

The Partial Carry and Shift Right circuit is also known as "multiply step" and was, we believe, first used obviates the need for a full addition for each "one" in the multiplier. Carries are propagated only one stage during each step except the last when a complete carry
is executed. This iterative process takes about 16 microseconds in the worst case for a full 36 -digit multiplication. The iterative process for division, on the other hand, requires a complete addition at each step and consequently takes about 72 microseconds in the worst Two features of the AE control ought to be mentioned here. A 7-bit step counter, like the Add One circuit on $D$, is used to control multiplication and division and to limit the shifting in normalizing and the cycling in counting "ones." A flip-flop signifying overflow during addition and division is also used to remember the sign of the product during multiplication and the sign of the quotient during division. If a division overflow occurs, the sign is replaced by the overflow state and the quotient is lost.

Control of the Arithmetic Element is independent of the rest of the machine, thus providing the time-saving duis or a division.

## System Timing

In part, the high speed of TX-2 is attained by overlapping the operation of as many components as is logically possible without incorporating large amounts of circuitry. The time-consuming cyclic operations in an indexed single-address computer are the instructionmemory cycle, the index-memory cycle, the index-adaition timing. These cycles during the execution of ordinary instructions.
Several asynchronous "clocks" which use a 5 -megacycle pulse source control the various cycles. The instruction and operand memory cycles can be overlapped if they take place in different memory systems.
The overlap of these cycle times for a sequence of load type instructions is illustrated in Fig. 6(a). Here different instruction and operand memories with roughly equal cycle times are assumed. If a sequence of store type instructions is executed which requires extended memory cycles for the operand, then the situation show ins. (b) resus. (c) same memory.
"Peak" operating speed for the computer is attained only in Fis 6(a): sedit cor compuld improve Fig 6(b) and Fig 6(c) but only at considerable cost. It is interesting to note that if the computer is to run at peak speeds, the address of the operand used by the current instruction must be available before the earliest moment at which the next instruction memory cycle could begin. If the total accumulated time from the beginning of an instruction memory cycle until the time that the address of the operand is known is greater than the instruction memory cycle time, then the computer


Control Element permits any non-Arithmetic-Element instruction to be executed while the AE is busy. Division takes up to 75 microseconds, so the programmer can write as many as 14 non- AE instructions following a divide, all of which can be executed before the division is completed.

## Configuration

The design of a general purpose computer must necessarily reflect the contradictory demands for both short and long word lengths, floating and fixed point arithinstructions. The computer should be able decision information at an optimum rate in a variety to process without the need for intricately coded prog problems ability should be achieved without excessively com and costly circuitry. The full 36-digit w
length for operands in some numerical a reasonable notably scientific and engineering computations. Though floating point arithmetic operations are not included in the instruction code, both they and multipleprecision operations can be easily synthesized by means of the existing instructions. The logical instructions in the code facilitate operations on individual digits, but also, a configuration which the programmer specifies anew with each instruction permits him to perform arithmetic operations on operands which are less than 36 digits long. When such is the case, several shorter operands can be manipulated simultaneously
The four $c f$ digits in an instruction word (see Fig. 3) are decoded as shown schematically in Fig. 7. The contents of the selected one of 169 -digit configuration levels determine a static cflop register whose output computer during the execution oration for the entire contents of the first twelve registers instruction. The notation whose meaning will be clarife specified by a notation whose meaning will be clarified in the following discussion
The full 36
The ful 36 -digit word length is always maintained for instruction words, but during operation timing, every metic Elements is considered broken inse, aur 9-digit quarters [numbered from 1 to 4 , from right to left as in Fig. 8(a)]. While the instruction is being executed these quarters are recombined on the basis of the configuration.
Parallel register transfers are the usual means for moving information about in the machine. The $E E$ permutation digits select one of the four permutations P0, P1, P2, or P3 as defined in Fig. 8(b). The chosen permutation effects the corresponding cross-communication paths between the quarters of the $E$ and $M$ registers of the Exchange Element. As operands are transmitted through the EE, the quarters of the word mollow the set of paths determined by the selected perplaces to the left as it is that operand is shifted $9 n$


Fig. 7-TX-2 configuration selection. The of digits select a configu-
ration for the computer for use during the execution of the in-
struction.

(b)

Fig. 8-TX-2 configuration. (a) Quartering, permutation paths, and
activity flip-flops. (b) The four sets of permutation paths avail-
able, one of which is used during the execution of an instruction.
to the right as it moves from $E$ to $M, n=0,1,2$, or 3 . Thus the programmer can have any quarter of the AE communicate with any quarter of the ME
by having the configuration specify a systemore sharply operation timing events in specify a system activity. All and EE and the quarter of the ME coner or the selected permutation path in the EE are controlled by the activity flip-flop of that quarter. If the activity flip-flop of a given quarter holds a "one" as specified by the configuration, then the operation timing events of
the instruction occur in that quarter. If the activity flip-flop holds a "zero," then nothing happens.
During the execution of arithmetic operations, the AE coupling bits further specify the connections of the lateral information paths between quarters in the AE. Information flows laterally only through the shift and the carry circuits, and the connection of these circuits alone determines the word length of the numerical quantities manipulated in the AE.
coupling units at each end every quarter of the AE has coupling units at each end which receive the shift and type of connections entering the quarter. The general Fig. 9(b). The digit length of shift operations is determined by thands during add and coupled together. In TX- 2 from can be coupled together to permit arithmetic qertins on $9,18,27$, or 36 -digit operands. The various combina tions of coupling unit connections actually chosen by the AE coupling are symbolized in Fig 9(c) Since $A$-register, $B$-register, and $A B$-register shifts are per mitted in the Arithmetic Element, the programmer can obtain 18, 36, 54, or 72 -digit shifts. All the possible shift and cycle) configurations are shown in Fig. 9(d)
Only those inputs to the coupling units which would yield useful arithmetic element structures are realized by the AE coupling. It should be emphasized that the programmer can realize several arithmetic elements imultaneously. The coupling (36) gives only one 36 -bit AL, but the coupling $(18,18)$ gives two complete, independent 18-bit arithmetic elements which are separately but simntaneously controlled by the instruction being executed. Two arithmetic elements are again available ond long, and the ( $9,9,9,9$ ) case gives four 9-bit arithmetic ment permit permutation paths in the Exchange Elewith any quarter of a memory word and the acticate flip-flops can specify just which metic elements will actually be a communication with the connected part of in active In Fig. 10, several examples are given of the different configurations which can be realized in TX-2. The most straightforward configuration has one 36 -digit arith metic element and communicates directly with memory The notation (P0, 36) signifies the permutation (no shift) and the form of the arithmetic element (one 36digit. The underlining indicates that the whole system figuration Slightly more varied is the ( $\mathrm{P} 0,9,9,9,9$ ) conflguration which specifies four 9 -digit arithmetic elements communicating directly with memory, but with tion has of them active. The (P2, 9, $9,9,9)$ configuraciated memories interctic elements but with the assofiguration illustrates which uses the "other" har 18 -digit arithmetic element One of the 9 ther half of memory.
unused, but will probably digits is at the moment

（c）

| \％osw |  |  |
| :---: | :---: | :---: |
| ${ }^{66}$ |  |  |
|  |  |  |
|  |  |  |
|  |  | － |

（d）
Fig．9－TX－2 arithmetic element coupling units．（a）$i$－th quarter ig． $9-1 X-2$ anpling units．The coupling units receive information mov－ ing laterally into the $i$ th quarter of the $\mathrm{AE}, i=1,2,3,4$ ．（b）
Coupling unit connections between a contiguous group of quar－
 ters which realize a ateric element．＂（c）Arithmetic element and
$36-\mathrm{bit}(=3=3)$＂rithmeter
operand word structures．The four forms the arithmetic element operand word structurcs．
can assume with associated operand word structure．（d）The pos
sible shift path arrangements realized with the configurations．
tension of the sign of numbers as they pass through the EE on the way from the ME to the AE．The scheme presently under consideration would permit program－ an 18 －digit arithmetic element．This scheme would per－ mit closer packing of operands in memory and signifi－ cantly increase the speed of solving some real－time prob－ lems，where short data words need to be extended so higher precision can be maintained during computations． Working details of the scheme have yet to be fixed．
The configuration memory from which the program－ mer chooses a configuration for use with each instruc－ tion was shown in Fig．7．Twelve of the configuration memory registers are fixed circuitry whose contents cannot be changed without changing the wiring of the computer．These configurations are assumed to be ones which will be useful to most program thers．The last four registers in the memory consist of the 36 digits of the $F$ register．As will be the this register and thereby simply alter the contents of $2^{9}$ ）possible configurations．


11 1 1 1 （a）


0 0


回
（b）


■ ■ 口 口
（d）

Fig．10－Illustrative example of different configurations．Areas of ac tivity during execution of of instrurention conferigurations．shown shadeas of ac
of AE AE
of coupling are shown by fuxtaposition．（a）（PO， 36 ）configu ration．（b）（ $\mathrm{P} 0,9,9,9,9$ ）configuration．（c）（ $\mathrm{P} 2,18,18$ ）configu ration．（d）（P2，$, \overline{9}, 9, \overline{9})$ configuration．

Instruction Code
Of the 64 possible operation codes，only 51 are cur－ rently decoded to define instructions．In Table I（oppo site）the effect of each instruction is described．If several computers are defined by the configuration，then the ef fect occurs in all of them simultaneously and independ－ ently．The notation used in the definition of the operation described in Table II（p．154）．
he instructions are grouped according to type．Load and store type instructions simply effect an operand transfer between the selected register and memory．The oad complement instructions are variants which load he one＇s complement into the specified registers．Ex change simply interchanges the contents of $A$ and the ny ated memory register．The insert instruction allows any set of bits in $A$ ，as specified by the bits in $B$ ，to be tored in memory．In the index memory load and stor so the operand address is not modified
All of the add and step－conter instor e classed as load type instructions in so far as the perand memory cycle is concerned．The multiply in struction forms the full product in the $A$ and $B$ registers． Division is the inverse of multiplication，the double

TABLE I

| Type | Mnemonic Code | Operation | Name |
| :---: | :---: | :---: | :---: |
| Load | lda ddb ldc dd dde ddf dif lca lib ldx | $\begin{aligned} & (\bar{Y}) \rightarrow\left\{\begin{array}{l} A \\ B \\ C \\ D \\ E \\ F \end{array}\right. \\ & \overline{(Y)} \rightarrow\left\{\begin{array}{l} A \\ B \\ (y) \rightarrow j \end{array}\right. \end{aligned}$ | Load into $A$ <br> Load into $B$ <br> ${ }_{\text {Load into }}$ C <br> Load into $E$ <br> Load complement into $A$ Load complement into $B$ Load into index |
| Store | $\begin{aligned} & \text { sta } \\ & \text { stb } \\ & \text { stc } \\ & \text { std } \\ & \text { ste } \\ & \text { stf } \\ & \text { exa } \end{aligned}$ |  | Store $A$ <br> Store B <br> Store $C$ Store $D$ <br> Store $E$ <br> Exchange $A$ <br> Insert digits of $A$ Store index |
| Add | add sub dma and ori ore axm amx | $\begin{aligned} & (A)+(Y) \rightarrow A \\ & (A)+\frac{(Y)}{(Y)} \rightarrow A \\ & \|(A)\|+\|(Y)\| \rightarrow A \\ & (A) \&(Y) \rightarrow A \\ & (A) \vee(Y) \rightarrow A \\ & \left\{\begin{array}{l} (A) \oplus(Y) \rightarrow A \\ \{(A) \&(Y) \vee(X) \rightarrow C\} \\ (j)+(y) \rightarrow y \\ (j)+(y) \rightarrow j \end{array}\right. \end{aligned}$ | Add <br> Subtract <br> Difference of magnitude <br> Logical and <br> Logical or－inclusive <br> Logical or－exclusive（and accumulate product） <br> Add index to memory <br> Add memory to index |
| Set bit | $\begin{aligned} & \begin{array}{l} \text { sbo } \\ \text { sbz } \\ \text { sbc } \end{array} \end{aligned}$ | $\begin{gathered} \substack{1 \rightarrow Y_{j} \\ 0 \rightarrow Y_{j} \\ \left(Y_{i}\right) \rightarrow Y_{i}} \end{gathered}$ | Set $j$－th bit one <br> Set $j$－th bit zero <br> Set $j$－th bit complement |
| Step－Count | mul <br> div <br> sha <br> sab <br> shb cya <br> cya cab <br> cyb cyb <br> nab <br> coa |  | Multiply <br> Divide <br> Shift $A$ <br> Shift $A B$ together <br> Shift $B$ <br> Cycle $A$ <br> Cycle $A B$ together <br> Cycle B <br> Normalize $A B$ <br> Count ones in $A$ |
| In－out | rds rdn |  | Read and shift <br> Read without shift |
| Jump | $\begin{aligned} & \substack{\text { jpe } \\ \text { jpp } \\ \text { jpn } \\ \text { jpz } \\ \text { jpo } \\ \text { jxp } \\ \text { jxn } \\ \text { jpu } \\ \hline} \end{aligned}$ |  | Jump if $j$－th bit of $E$ is a one Jump if the contents of any $A$ is positive Jump if the contents of any $A$ is negative Jump if the contents of any $A$ is zero <br> Jump if the contents of any $A$ has overflowed Jump if index positive and decrease index Jump if index negative and increase index Jump unconditionally |
| Misc． | ios |  | In－out select Operate |

length dividend in $A$ and $B$ being divided by the mem－shift and cycle instructions use the memory operand ory operand．The remainder is left in $A$ and the quotient rather than the address section of the instruction，to in $B$ ．Normalize shifts the contents of $A$ and $B$ left until specify the number of places to shift．This is necessary the magnitude of the number in $A$ is between one－half since more than 18 bits are required to specify all the and one．The number of shifts to do this，the normalizing possible shifts for the（ $\underline{9}, \underline{9}, \underline{9}, \underline{9}$ ）configuration．The factor，is subtracted from the memory operand in $D$ ．The count ones instruction adds the number of bits in $A$

| Notation | Meaning |
| :---: | :---: |
|  | goes into <br> contents of $x$ <br> indexed memory address magnitude of $(x)$ one's complement of $(x)$ logical and operation exclusive or operation one's complement addition number of shifts to normalize number of ones $j$-th digit of register $Y$ |

which are ones to the memory operand in $D$. This provides a simple means for determining bit density in areas of storage, since the one's count for several words
can be accumulated in $D$ can be accumulated in $D$

The two replace add instructions, using the index memory, facilitate instruction and index modification
Both require two memory cycle times for execution.
The two in-out read instructions transmit information
The two in-out read instructions transmit information between the memory and the selected in-out unit. Th details of these and th
given in another paper.
Single bits in memory
Single bits in memory can be manipulated with the hree bit-setting instructions. The bit-sensing instruc operands.

The v
The variety of jump instructions available simplifies the coding of logical decision functions. The two-index jump instructions permit indexed program loops to refer tion to operands in a data block. The unconditional jump instruction uses the of digits to specify whether the selected index register will be used to remember the previous contents of $P$. These contents are always transmitted to the $E$ register whenever a jump occurs.
Arithmetic overflows can be caused by addition, subtraction, and division instructions. Such overflows as do occur are remembered in overflow flip-flops in the arithmetic element. The overflow condition can be detected by a jump instruction, or by the in-out element in a manner described in another paper. If an overflow is anticipated, however, it can be shifted into the $A$ register by executing a normalize instruction. A normalize usually shifts $A B$ left, but if an overflow exists $A B$ is shifted right one place, and the overflow placed in the most significant digit position of $A$ to the right of the the $D$ register, when this occurs, rather than decreased This interpretation of an overflow permits floating-point operations to be programmed quite simply in the arith metic element. The in-out select and operate instructions differ from all the others in the sense that the $y$ digits are used to specify different operations. In-out select chooses the mode in which an in-out unit will run. commands, as for example, round-off.

## instruction Times

The average execution time for instructions depends pon whether one memory or two different overlapped latter case the average time is the longer of the instruc tion memory and the operand memory cycle times, and in the first case the sum of the two cycle times it should be remembered that any instruction which in volves storing an operand in memory has the normal operand memory cycle time extended by from one to two microseconds. Instructions which alter or transfer the contents of index memory registers, require approximately two normal memory cycles even when instruction and operand memory cycles are overlapped.
Successive step counter instructions require a time which depends upon the length of the longest active arithmetic element. In the case of multiply, divide, and count ones, this time is a function of the operand wor length only, but the shift, cycle, and normalize times depend upon the number of places actually shifted. $\mathrm{Di}_{-}$ vide requires about 2 microseconds per digit and al ther step counter instructions 0.4 microsecond per digit. These shift times become significant only when they exceed the one or two memory cycles already re quired. In the worst 36 -digit case about 75 microseconds required for division and 19 microseconds for multi plication. A 72 place shift would take 32 microseconds These are the times required for these instructions when hey are written in sequence. If the operand word length shorter, down to the minimum memory times required.

## Conclusion

The organization of TX-2 permits a programmer to pay considerable attention to coding details and receive a worthwhile reward in the form of increased efficiency of operation. The operating speed can be doubled when instructions and operands are stored in different mem ories. Further increases result by the sequencing of in structions so that non-Arithmetic-Element instructions are executed concurrently with AE step-counter instructions. And the ability to choose a configuration with each instruction means not only that some instruc tions take less time, but also that many of them can be eliminated from a program altogether.
uied by a disastrous 1 . enency is not accomorganization is such that details can be easily ignored by the naive programmer, without the details having even subtly obtrusive effects. If all the digits in an instruction ord are zero except for the operation code and the base address, then TX- 2 appears as a simple single address

36-bit operand word computer with a single, uniformly instruction overlap, multiple-sequencing, and con addressed 70,000 word memory. figuration can be ignored or used as the programmer deIf the $j$ bits are used, then the machine is enlarged to become an indexed single-address 36 -bit operand wor computer for which the entire instruction code is meaningful. When the $b$ and $d$ bits are used, then the programmer can control the manner in which several in-out is rumning concurrently can cause program sequence hanges. And by selecting various configuratimultane usly with each instruction
The different facilities for indexing, memory overlap firward coding; using them actually permits much orward coding; using them actuany permits fach fact ty is easily represented by a clear conceptual picture of what the facility permits, the only real difficulty being the greater number of simultaneous actions possible with each instruction. However, higher speeds and greater system capacity are obtained by shorter cycle times, increased bit storage, and greater simultaneity events. In TX-2 all three aspects are emphasized.

## Discussion

C. H. Richards (Convair-Astronautics) What is the accumulator length of
and where is the binary point located? Mr. Frankovich: This is a 36-bit wor ccumulator, in a ones-complement ma-
chine. The binary point really exists only by virtue of what happens during multiplication or division type instructions. The left
digit is the sign digit of whatever configuradigit is the sign digit of whatever configura
tion you have, and the remaining digit is tion you have, and the remaining digit is
numeric digit; and ordinarily during multi plication you can consider the binary point
to be between the sign digit and the first to be between the sign digit and the firs
significant digit on the remainder of th operand. During division, however, we hav different interpretation, so we cannot really
say that this is a fractional machine. During addition it makes no difference where you put the binary point. During division th
quotient is generated in a different register quotient is generated in a different register $t$ is a fractional machine during that opera-
Chairman Pfister: When you multiply
(iwo 36 -bit words, together you have a 72 -bit two 36 -bit words, together you have a 72 -bit product; where does the product go when
you have an accumulator with only 36 bits? have an accumulator with only 36 bits?
Mr. Frankovich: There are 4 registers in the arithmetical element; and anothe
sion of this accumulator- -a B register.
During multiplication the full 72 - - idgit
During multiplication the full 72 -digit prod uct is generated in the accumulator in the
B register. The binary point is at the lefthand of the accumulator during the entire process. The other two registers are used,
one to hold the partial carry during addition operations; another is used to carry out division, thereby enabling the arithmetical ing such a long period of instruction. ing such a long period of instruction.
D. L. Shell (General Electric): What happens on
Mr. Fra

Mr. Frankovich: We have four ove flow indicators in the arithmetical element. If we have a full 36 -bit operand for a instruction, then we use only the left-most overflow indicator, flow indicator wish quarter; none of the other overflow indicators are affected at all. On the other hand, if we have four 9 -bit
operands, then we use all four overflow indioperands, then we use all four overflow indi-
cators to indicate overflow for any one of $\xrightarrow{\text { It mig }}$
ump on overflow instruction you during the iump on overflow instruction you can specify very straightforward manner. There are tions which are devised to make progran ming easier.
Mr. Gro.

Mr. Groelinger (Ramo-Wooldridge): Can
the exchange element be used to store ac cumulator content in several places in G. G. Chapin (Remington Rand UNI VAC): Can you read from one memory ele ment into more than one arithmetical ele-
Mr. Frankovich: This can be done in two ways. As far as the one and one instruc
tion in each transfer if tion in each transfer: if you want to store
one-half of the arithmetical element in seve-hal of places in the memory, be it it in the
seft half, or the right half, werever your left half, or the right half, wherever your location might be, then you give instruc-
tions to each transfer, unless the transfer were to be done in the same register. If you are loading the arithmetic element, you
can load either half of the accumulator from a given memory register, but again this
takes two instructions takes two instructions.
G. G. Chapin (Rem
VAC): Can jump instructions be conditioned on more than one 9 -bit section of the accumulator simultaneously

Mr. Frankovich: Yes. The configuration
trol device is used universally and homogeneously upon all arithmetical instructions. If you have four 9 -bit operands, and
you want to jump on the basis of two you want to jump on the basis of two of
them, the jump instruction is interpreted to be "jump on either the first-quarter or the be jump on e"

# A Computer-Integrated Rapid-Access Magnetic Tape System with Fixed Address 

R. L. BEST<br>NONMEMBER AIEE<br>T. C. STOCKEBRAND<br>NONMEMBER AIEE

THIS paper describes the internal tape library system planned for the $T X-2$ computer at Lincoln Laboratory, Massachusetts Institute of Technology (MIT). One hundred magnetic tape transports will be under the control of a
central electronic system; the system will have a storage capacity of $10^{10}$ bits and an access time of about 30 seconds. It is particularly well suited for use with a computer of large random-access storage capacity such as $T X-2$, which has a core
memory of $2^{1 / 2}$ million bits. A simple tape transport having a high-speed search mode with redundant information transfer will make the ultimate library system for a computer, reliable and relatively inexpensive.
The tape transports are controlled by electronic circuits closely integrated with the computer. A permanent, constantdensity timing track on the tape provides the speed reference for the control circuits and makes possible fixed position address-

[^0]The research in this document was supported jointly by the United States Army, Navy, and Air Force under contract with the Massachusetts Institute of Technology.


Fig. 1. Tape transport mechanism
ing and a variable rate of information transfer. The transport does not employ a constant speed capstan: two conveneither direction. The control system varies the speed by modifying the torque on the driving motors after comparing the timing track bit rate with the desired bit rate. By this means, the computer can select an appropriate speed for recording A separate channel of block marks enables the computer to locate information blocks at any speed, including high-speed search at 920 inches per second (ips). Read and write speeds are 30 to 100 ips and acceleration time to these speeds is $1 / 2$ to $11 / 2$ seconds.
High reliability in the transfer of information to and from the tape is gained by making five channels out of ten redundantly paired tracks. Thus in the
ten-track head assembly there are three ten-track head assembly there are three
information channels, one timing channel, and one block mark channel. Appropriate head shielding reduces crosstalk and permits reading of the timing channel when other channels are being used for writing. Since the amplitude of the signal from the tape varies greatly with speed, a system of recording is used that allows the polarity of the flux
change, rather than its amplitude, to be sensed in reading. High-gain amplifiers may then be used in which the out-
put stages are normally saturated and the gain need not be closely controlled.

## Computer/Tape Library

Relationship
The primary objective, a large library of quickly accessible information, is promechanisms controlled by a small number of circuits which are closely integrated with the computer. One feature of $T X-2^{1,2}$ is its multiple sequence control;
that is, it can share its attention between that is, it can share its attention between equipments which are operating simul-
taneously in real time. The computer commands the selected tape drive to attain some mode of operation, then turns its attention elsewhere until the tape control tells the computer that the desired mode has been attained. Multiple sequence control also enables the computer to vary the speed of the tape during information transfer: this feature would be used, for example, if the computation
itself depended upon external, real-time events and the information transfer had to be synchronized with the results of the computation.
Another feature of $T X-2$ is its large, random-access core memory ${ }^{3}$ which can store large blocks of information at one time and which can be used as a buffer while the tape is accelerating. The control element for the tape library ac but does not require instant response by the computer to events in the tape system. Generally the control takes care of the simple local problems and leaves the complex problems of operation to the com puter, and therefore the programmer. The tape mechanism, which has a wide variety of speeds, can search through a
reel of tape much faster than the computer can accept information. For this reason, blocks of information on the tape are tagged with block marks that can be read at speeds up to the maximum, 920


The read and write instruction ommand only a single 9 -bit transfe between memory and tape. A series of large blocks of information; the instrucions must occur at an average rate determined by the tape's speed.

## Transport Design and Motion

 ControlMechanical Design
The tape transports used in this system were made as simple and fool-proof as possible: they consist of a read-write hea a tape guide. The drive mechanism has no capstan. Thus a good deal of mechanical complexity is eliminated and wide range of tape speeds is made possible. Fast starts and stops are precluded however: $1 / 2$ second and $7 / 2$ inches tape are required to reach 30 ips aism. The motors are flange mounte $1,800 \mathrm{rpm}, 3$-phase induction motors of the conventional type which have roughly constant torque characteristics when operating well below synchronous speed The horsepower ( hp ) rating, and there fore the torque, is as high as possible, limited by the tensile strength of the tape. One-eigith-hp motors, each drive proper torque to operate 10 -inch reels mounted directly on the motor shaft and loaded with polyester tape, 0.001inch thick and $1 / 2$-inch wide. Maxi mum tape speed is about 920 ips when the driving reel is full.
The head assembly and guide are shown in the insert, Fig. 2. The relatively large, constant radius of the guide re-
duces the pressure between tape and guide: At speeds above 20 ips the tape floats on an air cushion and is thus easy to edge guide. Skew, caused by nonuniform tape tension across the width of the tape and by variations in tape width,

Fig. $4 \quad$ (left).
Motor
toraque Motor torque
versus tape speed for several com
mand states Fig. 6 (right),
Speed - sensing
 $\qquad$

is minimized. There is no wrap aroun the head. Variations in tape tension, which are large in this transport, do not, the head and wear is reduced only short wave lengths ( 0.0025 and 0.005 inch) are used in the system, the area of ape-head contact need not be large.
The direction in which the transport is moving is determined by a sensing device mounted on the rear shaft ex ension of one motor. The sensor consists of an iron cup dragged against one ar-shaped permanent magnet on the motor shaft. The cup operates a mercury switch by rotating an attached magnet This scheme gives positive direction information even at the slowest tape speed. A mercury wetted contact switc provides computer-level signals to th ontrol without contact bounce and with ood reliability
Motion Control
Each motor can generate torque in only one direction to pull the tape from one meel to the other. The control of the had to be reversed. Since tension is limited by tape strength, acceleration is relatively slow. A sudden change torque, which might allow a loop to form, prevented by a long time constant in netic amplifier
To stop the tape, full torque is first
applied by the trailing motor until the ape speed falls below 20 ips : at that point $\mathrm{d}-\mathrm{c}$ is applied to the trailing moto to bring the tape to a smooth stop. motor is trailing. With $\mathrm{d}-\mathrm{c}$ in the motor field winding the rotor will resist applied torque even at zero velocity due to the hysteresis in the rotor. Voltage is never completely removed from either motor in order that some tape tension alway be maintained. The end of the tape sensed by a photoelectric cell whic receives light through transparent leader is continued on the edges of the 100 -fo transparent strips so that the control ele ment will know when the tape has falle below 20 ips as previously described.
The control circuit for one of the motor is shown in Fig. 3. The transistor, $Q$ - 1 regulates the current through the contro windings of the 3 -phase magnetic ampli fier, and it switches between saturation
and cutoff at various duty cycles. When $Q-1$ is cut off, $D-1$ conducts, so that the control winding-time constant is determined solely by its own inductance and the 470 -ohm resistor. This time constant is made long enough to prevent abrupt torque changes and to average the ontrol current.
Feedback was included to provide clos control of minimum torque. Too much tape to creep or require excessive do holding currents in the trailing motor Too little torque will fail to overcome static friction, and allow a loop of tape to form. The feedback prevents large variations in the output current of the magnetic amplifier which would be caused by unbalanced line voltage or mall variailly in reather nearly cut off. The feedback signal derived from the sum of currents in three motor leads. The diode $D-2$ limits the sum output voltage of the current transformers to 10 volts and thus keep the voltage drop across their primaries negligible under high current conditions.

To generate full torque, one of the other transistors such as $Q$-3 is saturated, cut ting off the magnetic amplifier control current independent of the feedback and
allowing full current to flow to the allowing full current to flow to the motor
The direct current which is applied to he trailing motor when the transport is slowing to a stop is switched to one lead of the motor by a relay contact (not shown on Fig. 3). The d-c flows into that motor lead and out the other two, back through the magnetic amplifiers. A1 though the magnetic amplifiers are biased into a low torque condition they will pass
the d-c (approximately 1 ampere) since the average voltage across any one re actor must be zero.
Digital Speed Control
To determine which motor should receive full torque, minimum torque, or d-c, the desired condition of the transport is compared with the existing one As shown in Fig. 4, the motion control is based on a group of speed domains: too
fast $(f)$, faster than controlled $\left(f_{2}\right)$ slower than controlled $\left(s_{c}\right)$, and too slow $(s)$, Various torque commands are shown as a function of speed and direction for several desired conditions.
The speed sensing logic is diagrammed in Fig. 5. The speed is detected by comparing the interval between timing pulses from the tape with the delays of delay units, as shown in Fig. 6. Two pulses
are generated from a tape timing channel as it travels over the head, Fig. 6(A) and (B). The first is used to fire three delay units, two of which, Fig. 6(C) and (F), establish the boundaries between the area of usable speeds and too fast or too slow. The third delay unit, Fig. 6(D) can be set by the computer to any one of several delay times representing speeds in the useful range and provides close speed speeds. It in turn drives a fourth delay unit, Fig. 6(E), to provide a controlled zone. In this condition the transport coasts. The second timing pulse occurs at a time determined by the speed of the tape. It is used to sense the condition of


## Fig. 7 (left). Phase-modulated Phase-modulated nreturn-to-zero waveforms

the delay units and to set flip-flops to define the speed domain. It is also used to reset the units so they have time to recover before the next "set" pulse. The dotted waveforms in Fig. 6(E) and (F) indicate this resetting when the tape is in the controlled-speed zone. The delay time of one must be capable of electronic variation.

Method
Head Assembly Design
The 10 -track head assembly contains five channels: three information, one timing, and one block mark. Each channel the tracks in each pair are nonadjacent to minimize the effect of a speck of dirt lifting a portion of the tape. The timing channel occupies the two outside tracks which are heavily shielded from the interior ones in order that the timing channel may be read while the others are being written,
information channel controls tape speed information density, and the fixed address
feature. It assures constant informa tion density regardless of tape speed and makes possible the changing of a single word in a message. Its density must therefore be known and constant. It is permanently recorded, either with a con-stant-speed capstan temporarily attached or separate constant-speed

Read and Write Principles
Since the amplitude of the signal from the tape varies greatly with speed, a system of recording is used that allows the polarity of the flux change to be significant rather than its amplitude. High-gain amplifiers may then be used in which the gain need not be constant. Fig. forms. The idealized timing-track flux
pattern consists of 200 complete cycles of flux per inch, or 400 -flux reversals pe inch, see Fig. 7(A). The timing track read voltage, Fig. $7(B)$, is the expected derivative waveform from a 0.0005 -inch gap looking at a signal of this density Schmitt circuit, Fig. 7 (C); ; the finite Schmitt circuit, Fig. 7(C); the finite
hysteresis of the Schmitt circuit delay hysteresis of the Schmitt circuit delay are generated from the transitions of the Schmitt circuit; time pulse 0 (TPO) from the negative transitions and time pulse 1 (TP1) from the positive transi tions, $7(\mathrm{D})$ and $7(\mathrm{E})$. The time pulses must then be slightly delayed, $7(\mathrm{~F})$ and may be written in phase with the timing flux pattern. The delay is a function of tape speed and is varied by an analo voltage fed to the delay circuit. The analog voltage is in turn derived from a eircuit whose output is a predetermined unction of the average frequency of the time pulses fed to it. The flux is laid or he tape in phase with the timing flux so while the tape is moving in either direc while
tion.
The
The delayed time pulses control the transfer of information to the writing flip flops. Delayed TP0 transfers the bit to en writen to the flip-flop which is controlling write current; delayed TP1 comple ments the flip-flop. Thus a flux change corresponding to the bit of each line there may or may not be flux changes between the lines. A typical informatio pattern and resulting ideal flux pattern are shown in Fig. 7(H) and 7(I). The voltage which would be read from this channel during read time is shown in Fig. $7(\mathrm{~J})$. Notice that there is a saturation signal at the center of each line, whereas in between lines there is sometimes a sig amplified more than necessary, Fis. 7(K) The amplifier has enough gain so that one
of the redundant tracks may be complete ly separated from the head by a speck of dirt while a half-amplitude signal is being received from the other track; a saturation signal will still be delivered by the ampli fier is strobed by delayed TP1, so that the logic doesn't know what the amplifier output looks like at any other time. The saturation output received at the center of each line with phase-modulated nonre-turn-to-zero recording also allows the tape to be read correctly with plenty of amplifier gain margin over a wide range of tape speeds.
Read and Write Circuits
The read-write switch and write circuit for one digit are shown in Fig. 8 . During "write," Q4 is cut off and Q3 is
saturated. With Q4 cut off, its $10 K$ collector resistor lifts the bases of Q5 and Q6 towards +30 , leaving them cut off and the read amplifier disconnected. The silicon diodes at the amplifier input prevent any large voltage excursions from
reaching the amplifier. With 03 satreaching the amplifier.
urated, the digit flip-flop will cause either $Q 1$ or $Q 2$ to also be saturated. With the Qircuit values shown, 15 milliamperes circuit values shown,
(ma) will flow through the two seriesconnected tracks and 30 ma through the saturated transistor ( $Q 1$ or $Q^{2}$ ). The direction of current flow through the tracks is determined by the flip-flop i.e., whether $Q 1$ or $Q 2$ is saturated.

Fig. 9. Read amplifier


During "read," $Q 3$ is cut off and Q4 is saturated. Q4 takes the full write current through diodes $D 5$ and $D 6$, back biasing diodes $D 1$ through $D 4$. With 24 sat urated diodes $D 6$ to be saturated, thus allowing connecting the amplifier at a d-c level of approximately zero.
Read Amplifier
The read amplifier, Fig. 9, has two difference-amplifier stages and one output stage with more than enough gain to give a saturation output signal at a tape speed of 2 ips . In thin per stage is less than unity while the difference signal
gain is approximately beta. The low common mode gain insures that powe supply noise will not be amplified. Each d-c operating point biased to a constant mitter-collector volts and 19-ma lector current. The capacitors shown must only be large enough to have negligible signal attenuation at 20 ips , the lowest tape speed of interest. The low est frequency signal will be at 20 ips and 100 cycles per inch [alternate ones and zeros; see Fig. 7(J)] for a frequency of 2 kc. The highest frequency will be at 920 zeros) for a frequency of 184 kc . The micro-alloy $2 N 393$ transistors have more than enough bandwidth for this applica-
tion. The signal amplitude at the input to $Q 5$ and $Q 6$ is large enough so that, most of the time, one of these transistors computer-type amplitude ( 0 or -3 ) and are sampled by TP1 using conventional TX-2 logical circuits. ${ }^{4}$

## References

1. Funcrional Descriprton of TX-2 Conpours,
 Radio
2. 


3. Mesmory Units In the Lid
4. Transistor Circuitry in the Lincoln tx-2,


EFFFCT OF POTTING ON FERRITE TERANSFEMER PERFFORMANEE


$r$

$r$




## MIT REPRINTS

A Computer-Integrated Rapid-Access Magnetic Tape System with Fixed Address R. L. BEST T. C. STOCKEBRAND
A Functional Description of the Lincoln TX-2 Computer
J. M. FRANKOVICH H. P. PETERSON
The Lincoln TX-2 Computer Development
WELSLEY A. CLARK
The Lincoln TX-2 Input-Output System
JIMMES W. FORGIE
Transistor Circuitry in the Lincoln TX-2
KENNETH H. OLSEN
TX-0, A Transistor Computer with a 256 by 256 Memory
J. L. MITCHELL K. H. OLSEN

## THE LINCOLN TX-2 INPUṪ-OUTPUT SYSTEM

BY
JAMES W. FORGIE

# The Lincoln TX-2 Input-Output System* 

JAMES W. FORGIE $\dagger$

## Introduction

THE input-output system of the Lincoln TX-2 computer contains a variety of input-output devices suitable for general research and control applications. The system is designed in such a way that
several input-output devices may be operated simultaneously. Since the computer is experimental in nature, and changes in the complement of input-output devices are anticipated, the modular scheme used will facilitate expansion and modification. The experimental nature of the computer also requires that the input-output system provide a maximum of flexibility in operating and programming for its input-output devices.
The input-output devices, currently scheduled for connection to TX-2, include magnetic-tape units for auxiliary storage; photoelectric paper-tape readers for program input; a high-speed printer, cathode-ray-tube displays, and Flexowriters for direct output; analog-todigital conversion equipment; data links with other computers; and miscellaneous special-purpose equipment. This paper will not be concerned with the details
of these devices, but will limit itself to a discussion of the of cese de pices, but if
In incorporation of them into the system.
descring the ence will be made to certain design aspects of other parts

The Multiple-Sequence Program Technioue
Of the various organizational schemes wich the simultaneous organizational schemes which permit the simultaneous operation of many devices, we have
chosen the "multiple-sequence program technique" for incorporation in TX-2. A multiple-sequence computer incorporation in TX-2. A multiple-sequence computer
is one that has several program (instruction) counters. If the program sequences associated with these program counters are arranged to time-share the hardware of the central computer, a machine can be obtained which will behave as if it were a number of logically separate computers. We call these logical computers sequences and therefore refer to TX-2 as a multiple-sequence computer. By associating each input-output device with such a sequence, we effectively obtain an input-output computer for each device.
Since the one physical computer in which these sequences operate is capable of performing only one instruction at a time, it is necessary to interleave the sequences if they are to operate simultaneously. This interleaving process can take place aperiodically to suit the needs of and under the control of, whatever individ-

* The research in this document was supported jointly by the
Army Nave and Air Force under contract worth Mass. Inst. Tech.
$\dagger$ Lincoln, Lab., M.I.T., Lexington, Mass.
ual input-output devices are operating. The number of sequences which can operate simultaneously, and the complexity of the individual sequences, is limited by the peak and average data-handling rate of the central computer hardware
In a multiple-sequence computer, the main body of the computation can be carried out in any sequence, but if maximum efficiency of input-output operation is to be achieved, the bulk of arithmetic operations must be confined to a few special sequences, called main sequences, which have no associated input-output devices. The in-put-output sequences may then be kept short, and a large number of them can be executed at once

Multiple-Sequence Operation in TX-2 In TX-2, one-half of the index-register memory has been made available for storing program counters. Thus, (Actually an additional sequence of special characteristics is obtained by using index register number 0 as a program counter. This special sequence will be disprogram later.) Some of these sequences are associated
cused with input-output devices. Others perform functions, such as interpreting arithmetic overflows, that are called into action by conditions arising within the central computer. Finally, there are the main sequences which are intended to carry out the bulk of the arithmetic computations performed by the machine.
A priority scheme is used to determine which sequence will control the computer at a given time. If more than one sequence requires attention at the same time, control of the machine will go to the sequence having the highest priority, and instructions addressed by its program counter will be executed.
Table I is a list of the sequences currently planned for inclusion in TX-2. They are listed in approximate order of priority with the highest at the top. Asterisks mark sequences which are not associated with any particular in-out device. A special sequence (number 0 ) has first
priority and will be used to start any of the other sequences at arbitrary addresses. The next two sequences interpret alarms (under program control). These three sequences have the highest priorities, since they must be capable of interrupting the activities of other sequences. The input-output devices follow, with high-speed, freerunning units carrying next highest priorities. The main sequences (we anticipate three) are at the bottom of the sequences (we anticipate three) are at the bottom of the
list. The priority of any sequence may be easily changed, but such changes are not under program control. Priorities are intended to remain fixed under normal operating conditions. The list totals about 25 sequences, leaving eight spaces for future expansion.
table I
TX-2 Sequence Assignments in the Order of Their Priority

*Itart-ouver (special index register number 0 sequence)
*Arithmetic alarms (overflows
*Arithmetic alarms (overflows, etc.)
Magnetic tape units (several sequences)
Highhspeed
Magnetic tape units (sever
High-speed printer
Analog-to-digital converter
Analog-to-digital converter
Photoeletric paper tape readers (several sequences)
Light pen (photelectric pick-up device)
Display (several sequences) Display (several sequences)
MTC (Memory Test Compute
TX-0
TX-0
Digital
Pa
Digital-to-analog converter
Paper tape punch
Flezowite
Flexowriters (several sequences)
*Main sequences (three)

* The sequences have no input-output device.

Switching between sequences is under the control of both the input-output devices (generalized to include alarms, etc.) and the programmed instructions within the sequence.
Once a sequence is selected and its instructions are controlling the computer, further switching is under control of the programmed instructions. Program control of sequence switching is maintained through two bits, called the break and dismiss bits, in each instruction. quences. When the breat to higher-prionty sesome higher-priority sequence requests attention, a change will be made. The dismiss bit indicates that the sequence has completed its operation (for the moment, at least) and that lower-priority sequences may receive attention. The interpretation of the break and dismiss bits will be discussed in more detail.

The TX-2 Input-Output Element
The TX-2 input-output element is shown schematically in Fig. 1. It consists of a number of input-output devices, associated buffers, and a sequence selector. Each device has enough control circuitry to permit it to operate in some selected mode once it has been placed in that mode by signals from the central computer. Asso-
ciated with each device is a buffer storage of appropriate size. This buffer may be large or small, to suit individual data-rate requirements, but the buffers used in TX-2 will generally be the smallest possible. For the most part, buffering for only one line of data from the device (e.g., 6 bits for a paper-tape reader) will be provided. Each input-output device is associated with one stage of the sequence selector. The sequence selector provides the control information necessary for proper interleaving of the program sequences. When it is desired to add a new input-output device to the computer, the three packages, in-out unit, buffer, and sequence-selector stage, must be provided
As shown in Fig. 1, data is transferred between the in-put-output element and the central computer by way of between the $E$ register and all in-out buffers. Actually


Fig. 1-Block diagram of TX-2 in-out element.
most devices are either readers or recorders, but not both, and therefore require one-way paths only. Only the necessary paths are provided; the drawing simply shows the most general case.
Signals from the sequence selector connect the appropriate buffer register to the $E$ register to transfer counter is supplying instruction locations), the associated buffer is connected to the $E$ register, and all other buffers are disconnected. A read instruction will effect a transfer of information between the buffer and the $E$ register. A particular buffer is thus accessible only to read instructions in the sequence associated with the buffer's in-out unit.

Fig. 1 shows paths from the sequence selector to a coder which provides an output called the programcounter number. These paths are used in the process of Fig. 1 also shows to described in a later section. The use of these paths is described in the next section under ios.

Input-Output Instructions
In addition to the break and dismiss bits on all instructions, the programmer has three computer instructions for operating the input-output system. There are two read instructions, $r d n$ and $r d s$, which transfer data between the in-out devices and the central computer memory. The third instruction, ios, selects the mode of operation of the in-out devices.

## $r d n$ and $r d s$

Both of the read instructions obtain a word from memory. If the in-out device associated with the sequence in which the read instruction occurs is in a reading (input) mode, appropriate bits of the memory word are altered, and the modified word is replaced in memry.
lected in-out buffer, and the word is replaced in memory. Thus, the same read instruction suffices for both input and output operations. The distinction between ran and $r d s$ lies in the assembling of full memory words from short buffer words. An $r d n$ instruction will place the 6 bits from a tape reader in the right 6 bits of a 36 bit memory word. The remaining 30 bits will be left unchanged. An $r d s$ instruction for the same tape reader will place the 6 bits in a splayed pattern (every sixth bit across the memory word) and will shift the entire word one place to the left before replacing it in memory. Except for the shift, the other 30 bits remain unchanged. A sequence of $6 r d s$ instructions, one for each of 6 tape lines and all referring to the same memory ad dress, will suffice to assemble a full 36 -bit word
The distinction between $r d n$ and $r d s$ could be obtained from mode information in the in-out device, but the incrograt in the frely to suit his needs. The $r$ dn instruction makes use of the permutation aspect of the TX-2 configuration control and therefore, particularly convenient for dealing with al phanumeric Flexowriter characters, Configuration is not phaplicable to the $r d s$ instruction.
ios
The ios instruction serves to put a particular inout device into a desired mode of operation. The $j$ bits of the instruction word, normally the index register number, in this case specify the unit number of the in-out device. This number is the same as the prothough the correspondence is not necessary. The $y$ bits of the instruction word specify the mode of operation in which the unit is to be placed. Two of the $y$ bits are sent directly to the $j$ th sequence selector stage and serve to control the sequence, regardless of the mode of its associated in-out device. These two bits allow ios instructions to arbitrarily dismiss or request attention for any sequence in the machine. By means of these instructions, one sequence can start or stop all others in the machine. A third $y$ bit determines whether the mode of the in-out device is the change as a result of the instruction. If new mode An ios instruction occurring in specify the new mode. An ios ins rection occurg in any sequence can thus start or stop any
change the mode of its in-out device.
A further property of the ios instruction is that it leaves in the $E$ register a map of the state of the specified in-out control prior to any changes resulting from be used to sense the state of the in-out system without altering it in any way.

Sequence-Changing and Operation of the Sequence-Selector
At some point just before the completion of the instruction memory cycle in TX-2, the Control must decide whether the next instruction would be taken from
the current sequence or from some new sequence. The from the break and dismiss bits of the instruction word currently in use and from the the instruction. Fig. 2 is a detailed drawing of one stage of the sequence selector. All stages, except that with the highest-priority, are identical. The lowest-priority stage returns the final three control signals to the control element.

Each stage of the sequence selector retains two pieces of information concerning its associated sequence. One flip-flop (ss j.1) remembers whether or not the sequence is selected (i.e., whether or not it is receiving attention). The priority signal (labeled no higher priority sequence requests attention) passes from higher to lower priority stages until it encounters a stage which requests, but is not receiving attention. Such a stage is said to have priority at the moment, and its output to the programprogram counter in anticipation of
The process of changing sequences involves storing the program counter for the old sequence and obtaining the counter for the new. Actually to speed up the over all process, the new program counter is obtained first, all process, the new program counter is obtained first,
so that it may be used while the old is being stored Using the paths shown in Fig. 1, the new program Using the paths shown in Fig. 1, the new program
counter number is placed in the $j$ bits of the $N$ register. The new program counter is then obtained from the $X$ memory and interchanged with the old program counter contents which have been in the $P$ register. ${ }^{1}$ The $K$ register, which has been holding the old program counter number since the last sequence change, is now interchanged with the $j$ bits, and the old counter is stored at the proper location in the $X$ memory. The state of the sequence selector is changed, to conform to the change of sequence, by sending a select new sequence command from Control. This command clears the ss j .2 flip-flop in the old-sequence stage and sets the ss j .2 flip-flop to a ONE in the new-sequence stage. ${ }^{2}$

Interpretation of the Break Bit
The programmer uses the break bit of an instruction word to indicate whether or not change to a higher priority sequence may occur at the completion of the instruction. The fact that a programmer permits a break does not mean that the sequence has completed its current task, but merely that no harm will be done if a change to some higher-priority sequence is made. Breaks should be permitted at every opportunity if a number of in-out devices are operating. The sort of situation in which a break cannot be permitted occurs when the $E$ register is left containing information which the program requires at a later step. If a change occurred in this case, the contents of the $E$ register would be destroyed and lost to the program.

1 The $P$ register is shown in Fig. 4 of Frankovich and Peterson,
this, issue, p. 148. ${ }^{2}$ The relative
chane process is e. timing of the central computer actions during the
is shown in Fig. 6 (d) of Frankovich and Peterson,

When a break is permitted by the current instruction, sequence change will actually take place only if some higher-priority sequence requests attention. A signal rom the sequence selector to the control element provides this information (Fig. 2). When a break type of se quence change is made, the ss j. 1 flip-flop in the sequence selector remains unchanged, and the sequence tinues to request attention.

ig. 2-Block diagram of TX-2 sequence selector stage.
Interpretation of the Dismiss Bit
The dismiss bit is used by the programmer to indicate that the sequence presently in use has completed its task. To provide synchronization in the in-out system, dis miss bits must be programmed between attention re quests from the in-out devices. In this case, the dismiss operation guarantees that the computer will wait for the next signal from the in-out device before proceedin with the associated program sequence.
The dismiss bit is also used to accomplish the halt function in TX-2. A multiple-sequence computer halt when all sequences have been dismissed and all in-out units turned off. The priority signal from the sequence selector to the control element provides the information as to whether or not any sequence in the machine re quests attention. When none request attention, the control stops all activity in the machine as soon as dismiss bit appears on an instruction in the sequence being used. Activity is resumed in the machine as soon
ome in-out device or push button requests attention.
The sequence change which results from a dismis it is identical with the select new sequence command from Control to the Sequence Selector (Fig. 2)

Starting a Multiple-Sequence Computer
In a single-sequence computer the starting process involves resetting the program counter to some arbitrary value and starting the control. In a multiple-sequence computer, the program counter for a particular sequence
must be reset and the sequence started. In TX-2 special sequence (number 0) has the highest priority and is used to facilitate starting. This sequence has th special feature that its program counter always start at an initial memory location specified by a set of toggle switches. Attention for the sequence is requested by pushing a button on the console. By executing a shor program stored in the toggle-switch registers of the memory, this sequence can start (or stop) any other se quence in the machine. The starting process for an arbitrary sequence involves resetting its program counter by means of an $l d x$ (load index register) instruction, and starting its sequence with an ios instruction.

The Arithmetic Element in Multiple-
Sequence Operation
While efficient operation requires that the bulk of arithmetic operations be carried out in a main sequence, the arithmetic element in TX-2 is available to all sethe arithmetic element in TX- 2 is available to all sequences. Since once a change has been made to a higherpriority sequence until the higher-priority one has been dismissed, a simple rule allows the arithmetic element to Enow be used in any sequence without confusion. If, whenever a higher-priority sequence requires the arithmetic element, it stores the contents of any registers it will need ( $A, B, C, D$, or $F$ ) and reloads them before dismissing, all lower-priority sequences will find the registers as they left them. This storing and loading operation requires time and, therefore, lowers the total datahandling capacity, but the flexibility obtained may well be worth the loss in capacity.
The step-counter class of arithmetic element instructions is a special problem. These instructions can require many microseconds to complete, and while TX-2 is designed to allow in-out and program element instructions to take place while the arithmetic element is busy, the case can arise in which an arithmetic element instruction (load, store, etc.) app instruction The machine would armally wait in an inactive state until the operation is complete, but since there is a chance that some hisher priority sequence may request attention in the interim and have instructions which can be carried out provision is made to keep trying changes to higher-priority sequences as they request attention. The machine thus waits in an inactive state only when no higher-priority sequences have instructions which can be performed This provision allows the programmer to ignore the arithmetic element in considerations of peak- and aver-age-peak rate calculations when he desires to operate a maximum number of in-out devices.

## Conclusion

Multiple-sequence operation of input-output devices, s realized in TX-2, has a number of significant char acteristics. Among them are:

1) A number of in-out devices may be operated concurrently with a minimum of buffering storage
2) Machine time is used efficiently, since no time 2) Machine tost waiting for input-output devices to complete their operation. Other machine activity may proceed meanwhile.
3) Each input-output device may be treated separately for programming purposes. Efficiency of operation is obtained automatically when several separately programmed devices are operated simultaneously, although avera
limitations must be considered.
4) Maximum flexibility in programming for inputoutput devices may be used by each input-output central machine mosired. Routines for each device
5) The modular organization of the input-output equipment simplifies additions and modifications to the complement of in-out devices.
6) The organization of buffering storage allows the amount and kind of such storage to be tailored to the needs of the individual devices and the datahandling requirements to be met by the system. 7) The multiple-sequence program technique appears to be particularly well suited to the operation of a large number of relatively slow input-output devices of varying characteristics, as opposed to a smaller number of high-speed devices.

## THE LINCOLN TX-2 INPUT-OUTPUT SYSTEM

BY
JAMES W. FORGIE

## The Lincoln TX-2 Input-Output System*

JAMES W. FORGIE $\dagger$

## Introduction

THE input-output system of the Lincoln TX-2 computer contains a variety of input-output devices suitable for general research and control applications. The system is designed in such a way that several input-output devices may be operated simultaneously. Since the computer is experimental in nature, and anticipated, the modular scheme used will facilitate expansion and modification. The experimental nature of the computer also requires that the input-output system provide a maximum of flexibility in operating and programming for its input-output devices.
The input-output devices, currently scheduled for connection to TX-2, include magnetic-tape units for auxiliary storage; photoelectric paper-tape readers for program input; a high-speed printer, cathode-ray-tube displays, and Flexowriters for direct output; analog-to digital conversion equipment; data links with othe computers; and miscellaneous special-purpose equipment. This paper will not be concerned with the details of these devices, but will limit itself to a discussion of the logical incorporation of them into the system.
In describing the TX-2 input-output system, reference will be made to certain design aspects of other parts of the TX-2 as set forth in the previous paper.

The Multiple-Sequence Program Technique Of the various organizational schemes which permit the simultaneous operation of many devices, we have chosen the "multiple-sequence program technique fo incorporation in TX-2. A mom (instruction) counters. is one that has several If the program sequed to time-share the hardware of the countral computer a machine can be obtained which will behave as if it were a number of logically separate computers. We call these logical computers sequences and therefore refer to TX-2 as a multiple-sequence computer By associating each input-output device with such a se quence, we effectively obtain an input-output computer for each device.
Since the one physical computer in which these sequences operate is capable of performing only one in struction at a time, it is necessary to interleave the se quences if they are to operate simultaneously. This in terleaving process can take place aperiodically to suit the needs of and under the control of, whatever individ-

* The research in this document was supported jointly by the
Army, Navy, and Air Force under contract with Mass. Inst. Tech.
$\dagger$ Lincoln Lab., M.I.T., Lexington, Mass.
ual input-output devices are operating. The number of sequences which can operate simultaneously, and the complexity of the individual sequences, is limited by the peak and average data-handling reste of the central computer hardware.
In a multiple-sequence computer, the main body of if maximum effican be carried out in any sequence, but achieved, the efficiency of input-output operation is to be fined to a few special sequences, called main sequences, which have no associated input-output devices. The in-put-output sequences may then be kept short, and a large number of them can be executed at once.

Multiple-Sequence Operation in TX-2 In TX-2, one-half of the index-register memory has a total of 32 vailable for storing program counters. Thus, (Actually sequences may be operated in the machine. tics is obtained bitional sequence of special characterisprogram counter using index register number 0 as a cussed later) S. This special sequence will be diswith input-outpue of these sequences are associated such as interpreting devices. Others perform functions, into action by ing arithmetic overflows, that are called computer. Finally, conditions arising within the central are intended to carry out are the main sequences which putations performed out the bulk of the arithmetic com A priority schmed by the machine.
will control the computer to determine which sequence one sequence requires attention at the same time control of the machine will go to the sequence having the highest priority, and instructions addressed by its program counter will be executed
Table I is a list of the sequences currently planned for
inclusion in inclusion in TX-2. They are listed in approximate order of priority with the highest at the top. Asterisks mark sequences which are not associated with any particular in-out device. A special sequence (number 0 ) has first priority and will be used to start any of the other sequences at arbitrary addresses. The next two sequences interpret alarms (under program control). These three capable have the highest priorities, since they must be The input-oupting the activities of other sequences. running unitsut devices follow, with high-speed, freerunning units carrying next highest priorities. The main sequences (we anticipate three) are at the bottom of the
list. The priority but such changes any sequence may be easily changed, ties are intended to remain fixed program control. Prioriconditions. The list totals fixed under normal operating conditions. The list totals about 25 sequences, leaving
eight spaces for future expansion.

TABLE I
TX-2 Sequence Assignments in the Order of Their Priority


| ${ }^{*}$ In-out alarms <br> *Arithmetic alarms (overflows, etc.) <br> Magnetic tape units (several sequences) <br> High-speed printer <br> Analog-to-digital converter <br> Photoelectric paper tape readers (several sequences) <br> Light pen (photoelectric pick-up device) <br> Display (several sequences) <br> MTC (Memory Test Computer) <br> TX-0 <br> Digital-to-analog converter <br> Paper tape punch <br> Flexowriters (several sequences) <br> *Main sequences (three) |
| :---: |

Switching between sequences is under the control of Sowitching between sequences is under the input-output devices (generalized to include alarms, etc.) and the programmed instructions within the sequence.
Once a sequence is selected and its instructions are controlling the computer, further switching is under control of the programmed instructions. Program control of sequence switching is maintained through two bits, The the break and dismiss bits, in each instruction. The break bit governs changes to higher-priority sesome higher-priority sequence requests attention, a change will be made. The dismiss bit indicates that the sequence has completed its operation (for the moment, at least) and that lower-priority sequences may receive attention. The interpretation of the break and dismiss bits will be discussed in more detail.

The TX-2 Input-Output Element
The TX-2 input-output element is shown schematically in Fig. 1. It consists of a number of input-output devices, associated buffers, and a sequence selector. Each de in mode once it has been placed in that mode by signals from the central computer. Associated with each device is a buffer storage of appropriate size. This buffer may be large or small, to suit individual data-rate requirements, but the buffers used in TX-2 will generally be the smallest possible. For the most part, buffering for only one line of data from the device (e.g., 6 bits for a paper-tape reader) will be provided. Each input-output device is associated with one stage of the sequence selector. The sequence selector provides the control information necessary for proper interleaving of the program sequences. When it is desired to add a new input-output device to the computer, the three packages, in-out unit, buffer, and sequence-selector stage, must be provided.
As shown in Fig. 1, data is transferred between the in-put-output element and the central computer by way of the exchange element. Fig. 1 indicates two-way paths between the $E$ register and all in-out buffers. Actually,


Fig. 1-Block diagram of TX-2 in-out element.
most devices are either readers or recorders, but not both, and therefore require one-way paths only. Only the necessary paths are provided; the drawing simply hows the most general case
Signals from the sequence selector connect the appropriate buffer register to the $E$ register to transfer data. When a sequence is selected (i.e., its program counter is supplying instruction locations), the associated buffer is connected to the $E$ register, and all other buffers are disconnected. A read instruction will effect a register. A particular buffer is thus accessible only to read instructions in the sequence associated with the buffer's in-out unit.
Fig. 1 shows paths from the sequence selector to a coder which provides an output called the programcounter number. These paths are used in the process of changing sequences to be described in a later section.
Fig. 1 also shows paths for mode selection in the inout element. The use of these paths is described in the next section under ios.

Input-Output Instructions
In addition to the break and dismiss bits on all instructions, the programmer has three computer instructions for operating the input-output system. Ther are two read instructions, $r d n$ and $r d s$, which transfer data between the in-out devices and the central computer memory. The third instruction, ios, selects th mode of operation of the in-out devices.

## $r d n$ and $r d s$

Both of the read instructions obtain a word from memory. If the in-out device associated with the sequence in which the read instruction occurs is in a read ing (input) mode, appropriate bis of her re altered, and the modied word ing (output) mode ppropriate bits of the memory word are fed to the se
lected in-out buffer, and the word is replaced in memory. Thus, the same read instruction suffices for both input and output operations. The distinction between $r d n$ and $r d s$ lies in the assembling of full memory words from short buffer words. An $r d n$ instruction will place the 6 bits from a tape reader in the right 6 bits of a 36bit memory word. The remaining 30 bits will be left unchanged. An $r d s$ instruction for the same tape reader will place the 6 bits in a splayed pattern (every sixth bit across the memory word) and will shift the entire word one place to the left before replacing it in memory. Except for the shit, the other 30 bits remain una 6 ged. A sequen or 6 rach dress, will suffice to assemble a full 36 -bit word.
The distinction between $r d n$ and $r d s$ could be obtained from mode information in the in-out device but the inclusion of both instructions in the order code allows the programmer to interchange the two types freely to suit his needs. The $r d n$ instruction makes use of the permutation aspect of the TX-2 configuration control and is, therefore, particularly convenient for dealing with alphanumeric Flexowriter characters. Configuration is not applicable to the $r d s$ instruction
ios
The ios instruction serves to put a particular in out device into a desired mode of operation. The $j$ bits of the instruction word, normally the index register number, in this case specify the unit number of the in-out device. This number is the same as the program counter number for the associated sequence, although the correspondence is not necessary. The $y$ bits of the instruction word specify the mode of operation in which the unit is to be placed. Two of the $y$ bits are sent directly to the $j$ th sequence selector stage and serve to control the sequence, regardless of the mode of its associated in-out device. These two bits allow ios instructions to arbin ars or requen for any sequence in the machine. By means of these inthe machine A third $y$ bit determines whether the mode of the in-out device is to change as a result of the instruction. If it is to change, the remaining 15 bits specify the new mode. An ios instruction occurring in specify the new mode. An ios instruction occurring in
any sequence can thus start or stop any sequence and/or change the mode of its in-out device.
A further property of the ios instruction is that it leaves in the $E$ register a map of the state of the specified in-out control prior to any changes resulting from the instruction itself; ios instructions may, therefore, be used to sense the state of the in-out system without altering it in any way.

Sequence-Changing and Operation of the Sequence-Selector
At some point just before the completion of the instruction memory cycle in TX-2, the Control must decide whether the next instruction would be taken from
the current sequence or from some new sequence. The information on which this decision must be based comes from the break and dismiss bits of the instruction word currently in use and from the sequence selector. Fig. 2 is a detailed drawing of one stage of the sequence selector. All stages, except that with the highest-priority, are identical. The lowest-priority stage returns the final three control signals to the control element.
Each stage of the sequence selector retains two pieces of information concerning its associated sequence. One flip-flop (ss j.1) remembers whether or not the sequence is selected (i.e., whether or not it is receiving attention). The priority signal (labeled no higher priority sequence stages until it encounters a stage which lower priority stages eceiving attention Such a wich is said to have priority at the moment, and its output to the progra counter-number coder prepares the number program counter in anticipation a sequence change

The process of changing sequences involves storing the program counter for the old sequence and obtaining the counter for the new. Actually, to speed up the overall process, the new program counter is obtained first, so that it may be used while the old is being stored. Using the paths shown in Fig. 1, the new program counter number is placed in the $j$ bits of the $N$ register. The new program counter is then obtained from the $X$ memory and interchanged with the old program counter contents which have been in the $P$ register. ${ }^{1}$ The $K$ register, which has been holding the old program counter number since the last sequence change, is now interchanged with the $j$ bits, and the old counter is stored at the proper location in the $X$ memory. The state of the sequence selector is changed, to conform to the change of sequence, by sending a select nerw sequence command from Control. This command clears the ss j. 2 flip-flop in the old-sequence stage and sets the ss j. 2 flip-flop to a ONE in the new-sequence stage. ${ }^{2}$

Interpretation of the Break Bit
The programmer uses the break bit of an instruction word to indicate whether or not change to a higher priority sequence may occur at the completion of the instruction. The fact that a programmer permits a break does not mean that the sequence has completed its current task, but merely that no harm will be done if a change to some higher-priority sequence is made. Breaks should be permitted at every opportunity if a number of in-out devices are operating. The sort of situation in which a break cannot be permitted occurs when the $E$ gram requires this case the cole the in this case, the contents of the $E$ register would be destroyed and lost to the program.
$\quad{ }^{1}$ The $P$ register is shown in Fig. 4 of Frankovich and Peterson,
this issue, p. 148.
2 . change relative timing of the central computer actions during the
this issue, p. 150. shown in Fig. 6(d) of Frankovich and Peterson, $a$ sequence change will actually take place only if some higher-priority sequence requests attention. A signal rom the sequence selector to the control element pro-
 selector remains unchanged, and the sequence which was abandoned in favor of one of a higher-priority continues to request attention
must be reset and the sequence started. In TX-2 a special sequence (number 0) has the highest priority and is used to facilitate starting. This sequence has the special feature that its program counter always starts at an initial memory location specified by a set of toggle switches. Attention for the sequence is requested by pushing a button on the console. By executing a shor program stored in the toggle-switch registers of the $V$ memory, this sequence can start (or stop) any other se quence in the machine. The starting process for an ar bitrary sequence involves resetting its program counter by means of an $l d x$ (load index register) instruction, and starting its sequence with an ios instruction.

The Arithmetic Element in MultipleSequence Operation
While efficient operation requires that the bulk of arithmetic operations be carried out in a main sequence, the arithmetic element in TX-2 is available to all sequences. Since once a change has been made to a higherpriority sequence, control cannot return to a lower priority sequence until the higher-priority one has been dismissed, a simple rule allows the arithmetic element to fontro be used in any sequence without confusion. If, when ever a higher-priority sequence requires the arithmetic element, it stores the contents of any registers it will need ( $A, B, C, D$, or $F$ ) and reloads them before dis missing, all lower-priority sequences will find the regis ters as they left them. This storing and loading opera tion requires time and, therefore, lowers the total datahandling capacity, but the flexibility obtained may well be worth the loss in capacity
The step-counter class of arithmetic element instruc tions is a special problem. These instructions can require many microseconds to complete, and while TX-2 is de signed to allow in-out and program element instruction to take place while the arithmetic element is busy, the (load store, $)$. load, store, etc.) apps instruction. The machine woul ormally wait in an inactive state until the operation omplete, but since there is a chance that one priority sequence may request attention in the interim and have instructions which can be carried out provision is made to keep trying changes to higher-priority sequences as they request attention. The machine thu waits in an inactive state only when no higher-priority sequences have instructions which can be performed This provision allows the programmer to ignore the arithmetic element in considerations of peak- and ave age-peak rate calculations when he desires to operate a maximum number of in-out devices

## Conclusion

Multiple-sequence operation of input-output devices as realized in TX-2, has a number of significant char acteristics. Ano

1) A number of in-out devices may be operated con-
currently with a minimum of buffering storage
2) Machine time is used efficiently, since no time need be lost waiting for input-output devices to complete their operation. Other machine activity may proceed meanwhile.
3) Each input-output device may be treated separately for programming purposes. Efficiency of operation is obtained automatically when severa separately programmed devices are operated simultaneously, although average- and peak-rate limitations must be considered.
4) Maximum flexibility in programming for input output devices is obtained. The full power of the central machine may be used by each input-output sequence if desired. Routines for each device
may be as long or as short as the particular situation requires.
5) The modular organization of the input-output equipment simplifies additions and modifications to the complement of in-out devices.
6) The organization of buffering storage allows the amount and kind of such storage to be tailored to the needs of the individual devices and the data handling requirements to be met by the system
7) The multiple-sequence program technique appear The me to be particularly well suited to the operation of a large number of relatively slow input-output devices of varying characteristics, as opposed to a smaller number of high-speed devices.


Typical PRESKAM five-board assembly with cam lock in open position. Board is being dropped into place between card guides. Actual contacts can be seen directly below the PC board. Contacts are on $0.025^{\prime \prime}$ centers.


[^1]An entirely new concept in electron interconnection devices has been announced by Cinch Mfg. Co. of Chicago, Ill. Called PRESKAM, it permits substantially increased contact density and reliability. The PRESKAM system was designed primarily for use in the interconnection of microelectronic circuit boards. However, the principle involved is applicable to any size or thickness of circuit board.

As shown in the accompanying photos, the system utilizes a cam-actuated insulating bar to provide contact with the printed circuit board, by external clamping-after the board is inserted into the device. A resilient material recessed in the insulating bar, behind the connector contacts, applies pressure over the entire length of the contact surface.

Contact forces in conventional PC board connectors are said to be limited by insertion and withdrawal forces, as well as by the amount of contact "drag" on the board terminals tecording to Cinch, these limitotions do not exist' m their PREC, 1 M approach, because the conta pressure is not applied until after the board has been inserted in the connector. Thus, higher contact pressures cm be achieved with a resultant incre. . e in connection reliability.

Reliability of PRESKAM is also increased by a substantial increase in the mated contact area. Conventional spring-type contacts provide electrical contact only over a portion of their lerigth, whereas the PRESKAM contact surface is parallel to the circuit board and electrical contact is made over its entire length. PRESKAM offers, according to the company: erally about $50-70 \%$ more surface in the same contact length than : provided by a convention type connector.

The PRESKAM assembly is .... rently being produced with 0.005 centers. It is anticipated that n closer spacings can be deveped, should they be required the

## Inferconneciling Micro pe Boards

PRESKAM approach, contact spacing is no longer limited by connector design, but by printed circuit board technology.

Standard, proved materials are used in the PRESKAM so that environmental reliability can be readily established. Contacts are of gold-plated, copper-base alloy. Insulating members are currently made of Lexan, and neoprene is used for the pressure materials. Other materials can be utilized to meet specific environmental conditions.

According to Roy Witte, wice president of engineering at Cinch, the new technique offers many advantages over conventional connectors in high density packaging applications. Among these are: greatly increased resistance to shock and vibration due to the increased contact forces of the PRESKAM; use of glass or ceramic substrates, since insertion and withdrawal forces are no longer a factor. High densities can be achieved in equipment packaging design. Not only does PRESKAM permit closer spacing of the contacts, but also closer spacing of the boards. The boards have been spaced with as little as $0.100^{\prime \prime}$ clearance between them.

Equipment maintenance is simplified and a reduction of component damage in the removal and replacement of circuit boards can be anticipated. A board can be lifted out and a new board dropped into place without the pressures normally involved in pulling or pushing the board.

PRESKAM can be used singly or in multiple stacks controlled by a single locking device. Assemblies containing as many as ten connectors have been designed. The company reports that individual connectors or multiple stacks show no evidence of deterioration when subjected to tests for contact resistance, moisture resistance, temperature cycling, vibration, and salt spray per MIL-STD-202B.


PRESKAM system for 12 PC boards.
System illustrated provides 432 connections.


Drawing illustrates flexibility of the PRESKAM system. Packaging approach uses four single-board assemblies. Assemblies can be controlled by individual clamping devices as illustrated, or by a single clamp that would control all four (or more) simultaneously. Board size is approximately $11 / 4^{\prime \prime} x \quad 11 / 2^{\prime \prime}$. Each board has 104 connections to mother board.

## Nanoamp Leakage Measurements mith ma Irpe S/9

The following article, by Pete Sylvan of GE Semiconductor, Syracuse, describes a simple, efficient method of making nanoamp measurements of reverse leakage currents in diodes, using the 575.

Briefly, Pete filters the collector supply so that DC is available from the collector terminal. By using 20 k series resistance in the collector supply and tying a 1 mfd capacitor from the collector terminal to ground, the normal 120 -cycle collector sweep is converted to essentially DC. The base step generator is turned off and disconnected from the base terminal by the method described. . $\ldots$ or by holding the lever switch in the UP position with a rubber band from a knob above. A $10 \mathrm{meg}, 1 \%$ resistor is tied from the base terminal to ground and used as a current-sampling resistor. The diode can now be inserted between the collector and base terminal, and its leakage current sampled and read out on the CRT.

Settings and additional circuitry are shown in the illustration that follows Pete's presentation, below:
"The introduction of passivated silicon diodes and transistors has made necessary the measurement of leakage currents in the nanoampere ( $10^{-9}$ ampere) range. Present techniques require the use of a special test set up using a regulated power supply and a sensitive current meter. This ties up expensive test equipment for use only in leakage current tests.
"A technique and test jig has been developed for measuring the leakage currents of transistors and diodes in the nanoampere range using a standard Tektronix transistor curve tracer. This measurement technique requires no auxiliary equipment, provides a quick, accurate measurement of leakage currents down to 0.2 nanoamperes with the convenience of a $X-Y$ presentation of the relationship between leakage current and voltage. The jig, which plugs into the binding posts on the front of the scope, is shown schematically in Figure 1. The jig construction is not critical but should provide shielding for the components, binding posts and device under test so as to minimize 60 cps pickup. The base source switch, which must be kept in the open position, is a spring return switch, but can be converted to a locking type switch by bending the leaf spring with pliers. The $1 \mu \mathrm{fd}$ capacitor together with the collector limiting resistor provides a d-c voltage across the diode while the collector limiting resistor protects the rectifiers inside the scope against the high reverse voltages.
"To make a measurement, all controls are set as shown below and the zero setting is made with no diode or transistor in the test socket (the regular zero adjust control is not accurate for this test). The diode or transistor is inserted in the test clips, and the collector voltage control is moved slowly up and down to sweep the spot over the desired voltage range."


Figure 1

E
C.ES

EBO


Nancamp Lockage Moosuromonis with molyops 579
The following article, by Pete Sylvan of GE Semiconductor, Syracuse, describes a simple, efficient method of making nanoamp measurements of reverse leakage currents in diodes, using the 575.

Briefly, Pete filters the collector supply so that DC is available from the collector terminal. By using 20 k series resistance in the collector supply and tying a 1 mfd capacitor from the collector terminal to ground, the normal 120 -cycle collector sweep is converted to essentially DC. The base step generator is turned off and disconnected from the base terminal by the method described. . ....or by holding the lever switch in the UP position with a rubber band from a knob above. A $10 \mathrm{meg}, 1 \%$ resistor is tied from the base terminal to ground and used as a current-sampling resisfor. The diode can now be inserted between the collector and base terminal, and its leakage current sampled and read out on the CRT.

Settings and additional circuitry are shown in the illustration that follows Pete's presentation, below:
"The introduction of passivated silicon diodes and transistors has made necessary the measurement of leakage currents in the nanoampere ( $10^{-9}$ ampere) range. Present techniques require the use of a special test set up using a regulated power supply and a sensitive current meter. This ties up expensive test equipment for use only in leakage current tests.
"A technique and test jig has been developed for measuring the leakage currents of transistors and diodes in the nanoampere range using a standard Tektronix transistor curve tracer. This measurement technique requires no auxiliary equipment, provides a quick, accurate measurement of leakage currents down to 0.2 nancamperes with the convenience of a $X-Y$ presentation of the relationship between leakage current and voltage. The jig, which plugs into the binding posts on the front of the scope, is shown schematically in Figure 1. The jig construction is not critical but should provide shielding for the components, binding posts and device under test so as to minimize 60 cps pickup. The base source switch, which must be kept in the open position, is a spring return switch, but can be converted to a locking type switch by bending the leaf spring with pliers. The $1 \mu f d$ capacitor together with the collector limiting resistor provides a d-c voltage across the diode while the collector limiting resistor protects the rectifiers inside the scope against the high reverse voltages.
"To make a measurement, all controls are set as shown bolow and the zero setting is made with no diade or transistor in the test socket (the regular zero adjust control is not accurate for this test). The diode or transistor is insorted in the test clips, and the collector voltage control is moved slowly up and down to swoep the spot over tho desired voltage range."


Figure 1

Nanoamp Lockage Moasuromonts with ims Ives $\$ 75$
The following article, by Pete Sylvan of GE Semiconductor, Syracuse, describes a simple, efficient method of making nanoamp measurements of reverse leakage currents in diodes, using the 575.

Briefly, Pete filters the collector supply so that DC is available from the collector terminal. By using 20 k series resistance in the collector supply and tying a 1 mfd capacitor from the collector terminal to ground, the normal 120 -cycle collector sweep is converted to essentially DC. The base step generator is turned off and disconnected from the base terminal by the method described.. $\ldots$... by holding the lever switch in the UP position with a rubber band from a knob above. A $10 \mathrm{meg}, 1 \%$ resistor is tied from the base terminal to ground and used as a current-sampling resistor. The diode can now be inserted between the collector and base terminal, and its leakage current sampled and read out on the CRT.

Seftings and additional circuitry are shown in the illustration that follows Pete's presentation, below:
*The introduction of passivated silicon diodes and transistors has made necessary the measurement of leakage currents in the nanoampere ( $10^{-9}$ ampere) range. Present techniques require the use of a special test set up using a regulated power supply and a sensitive current meter. This ties up expensive test equipment for use only in leakage current tests.
"A technique and test iig has been developed for masuring the leakage currents of transistors and diodes in the nanoampere range using a standard Tektronix transistor curve tracer. This measurement technique requires no auxiliary equipment, provides a quick, accurate measurement of leakage currents down to 0.2 nanoamperes with the convenience of a $X-Y$ presentation of the relationship between leakage current and voltage. The jig, which plugs into the binding posts on the front of the scope, is shown schematically in Figure 1. The jig construction is not critical but should provide shielding for the components, binding posts and device under test so as to minimize 60 cps pickup. The base source switch, which must be kept in the open position, is a spring return switch, but can be converted to a locking type switch by bending the leaf spring with pliers. The $1 \mu f d$ capacitor together with the collector limiting resistor provides a d-c voltage across the diode while the collector limiting resistor protects the rectifiers inside the scope against the high reverse voltages.
"To make a measurement, all controls are set as shown balow and the zero setting is made with no diode or transistor in the test socket (the regular zero adjust control is not accurate for this test). The diode or transistor is insorted in the test clips, and the collector voltage control is moved slowly up and down to swoep the spot over the desired voltage range."


Figure 1

# Infinite Impedance <br> From a Constant-Current Source 


#### Abstract

The trick is to sample the voltage across the load as well as the current through it. The positive feedback developed in this manner can raise the output impedance to infinity for a given range of load conditions.


HOW CAN a conventional constant-current supply be modified for infinite output impedance? One answer is, by adding a regulating loop that senses and compensates for the circuit variable causing the departure from ideal behavior.

The culprit is the voltage developed across the load. This voltage increases in proportion to the size of the load; with large loads it can become big enough to divert some of the current through the supply's internal shunt resistance. If the presence of this voltage can be sensed and used to introduce a compensating current, the supply can be made to act as if it had infinite output impedance.

A circuit incorporating this load voltage compensation, in addition to the regular cur-rent-sensing control, is shown in Fig. 1. The circuit is simple enough, but its evolution will give designers an appreciation of the concepts involved.

The problems in designing a high-performance current source are illustrated by the differences between a perfect and a practical constant-current source. The perfect current source, Fig. 2a, is by definition one that delivers a specified current into any load to which it may be connected. The specified current may be a steady dc level or any desired function of time or other variable. The voltage across the load may be any value from plus infinity to minus infinity and will be determined solely by the current delivered and the value of the load impedance. The compliance of the source, defined as its output voltage capability, is, therefore, infinite.

The practical current source, on the other hand, only approximates a perfect source. In its linear range it may be described, as in Fig. 2b, as a perfect current source in parallel with a practical impedance. For shortcircuited conditions, $Z_{L}=0$, there is no problem. But as the load $Z_{L}$ is increased, a load voltage $V_{L}$ is developed, which diverts some of the current through the source impedance $Z_{L}$. Unless $Z_{s}$ can be made very high with respect to the highest expected $Z_{L}$, the load current will not be constant. But if $Z_{8}$ can be made infinite, none of the source current will be diverted through the source impedance and the load current will always equal the source current.

## Conventional Circuit <br> Is Base for Modifications

A simplified schematic of a conventional current regulator is shown in Fig. 3. Here, the load current $I_{L}$ flows through a sensing resistor, $R_{2}$, to develop a voltage that is proportional to $I_{L}$. This voltage is compared to a reference voltage developed across a Zener diode, D1. Any difference is amplified by Q1, which acts as a differential amplifier. The amplified signal drives the regulator or "pass" transistor $Q 2$, which controls the current delivered by battery $E$ to the load. Resistor $R_{1}$ is needed only to provide current for the Zener diode.

If the load impedance decreases, the load current increases, along with the voltage across $R_{2}$, driving the emitter of Q1 more positive with respect to its base and tending
to cut off $Q 2$. This counteracts the original increase of $I_{L}$.

The regulator acts to maintain the load current at a value that makes $I_{L} R_{2}$ approximately equal to the reference voltage across the Zener diode. The output current can be changed through adjustment of $R_{2}$.

The performance of conventional currentsource supplies is adequate for low and moderate load impedances, but higher load impedances tend to upset the regulating action.

The clue to the desired modifications is found in Fig. 2b. As long as $Z_{L}=0$, all the source current flows through the load.

It is the voltage developed across a nonzero $Z_{L}$ that causes the current to flow in $Z_{s}$, upsetting the current regulation. But if this voltage could be sampled and used to increase the current delivered by the "perfect" current source, this effect could be counteracted. If this increase could be made just equal to the current drawn by $Z_{s}$, there would be no change in the current through $\boldsymbol{Z}_{L}$ and the desired infinite $Z_{o}$ will have been achieved.

The first of the series of modification to realize this objective is shown in Fig. 4a. Any voltage developed across the load is sampled at the arm of potentiometer $R_{4}$ and applied through $D 1$ to the base of Q1, tending to turn Q1 further on. This in turn drives Q2 further on, permitting more load current to flow. In effect, this modification provides a negative output impedance that is parallel with and cancels the positive output impedance of the unmodified source. The parallel combination can be made positive, negative or infinite by the setting of $R_{4}$.

Further inspection of Fig. 4a shows that the Zener current flows through the lower part of $R_{4}$, developing a dc voltage in series with the Zener voltage. Any changes in Zener current, such as would be caused by a variation in the dc supply voltage $E$, would change the effective reference voltage for the regulator and, correspondingly, the current delivered.

This difficulty can be circumvented by feeding the developed load voltage signal back to the amplifier base in parallel, rather than in series, with the reference diode. This technique is illustrated in Fig. 4b. Rheostat $R_{3}$ is varied to control the amount of feedback, and thus the regulator output impedance. Resistor $R_{5}$ limits the amount of feedback to protect the circuit.

The current through $R_{3}$ returns to the minus side of the dc supply by two paths. The first is through the low-impedance Zener diode and the second is through the relatively high-impedance path made up of $R_{2}$ and the
base-emitter diode of $Q 1$. Thus, it is apparent that only a small fraction of the feedback current reaches Q1 and that this fraction is affected by the dynamic impedance of the Zener diode.

A more sensitive and more stable current injection scheme is shown in Fig. 4c. Resistor
$R_{6}$ forces a larger fraction of the feedback current through $R_{3}$ into the transistor base and also stabilizes the total impedance into which the current flows. The effect of $R_{6}$ on the basic regulator performance is negligible. The value of $R_{3}$ now can be increased; there still will be enough feedback to produce the infinite impedance effect.

## Positive Feedback May <br> Cause Stability Problem

The two transistors in the conventional regulator shown in Fig. 3 were used as cascaded voltage amplifiers. If the negative side of the de supply is considered as a reference point, it will be seen that Q1 was operated in the common-base mode while $Q 2$ was operated in the common-emitter mode. A signal starting at the emitter of Q1 would appear amplified without phase reversal at the collector of $Q 1$, and from there would feed into the base of $Q 2$. The load impedance on the collector of Q1 is the base input impedance of transistor Q2.

The signal at the base of $Q 2$ appears amplified and inverted at the collector of Q2. The load for $Q 2$ is $Z_{L}$-the external load im-pedance-plus the parallel combination of $R_{2}$ and the input emitter impedance of $Q 1$.

The signal at the collector of $Q 2$ is divided between $Z_{L}$ and the combination of $R_{2}$ and Q1 input impedance and appears at the emitter of Q1 out of phase with the initiating signal. This feedback is, therefore, negative for frequencies at which extraneous phase shifts are negligible.

But with increasing frequencies, additional phase lags become more noticeable, and when the total lag reaches 360 degrees, the feedback becomes positive. If the loop gain is
greater than unity when the lag reaches 360 degrees, self-oscillation occurs, and the advantages of the regulator are lost.

A series RC feedback from collector to base of Q1, as shown in Fig. 4d, helps combat this tendency by reducing the loop gain at higher frequencies without introducing additional phase shift. As the frequency increases from zero, the reactance of the capacitor $C$ begins to shunt the collector load for Q1 and the loop gain will decrease. Some phase lag will be introduced at this point.

As the frequency increases further, the reactance of $C$ becomes negligible with respect to $R_{7}$ and the load for $Q 1$ is nearly the value of $R_{7}$. Because of this resistive load, the extra phase shift disappears and because of the small size of $R_{7}$, the loop over-all gain is materially reduced. The bandwidth over which the constant current effect is produced depends on the bandwidth of the amplifier loop. This stabilization is at the expense of the supply's bandwidth.

The modification for infinite output impedance also may cause instability. The new loop that senses the presence of voltage across the load introduces a small amount of positive feedback. When the supply is exactly adjusted for infinite output impedance, it is on the verge of instability for the case of infinite load impedance. But the finite load impedance that would be encountered in any real application reduces the gain of this secondary loop to less than unity, ensuring stability.
The circuit of Fig. uses the modified parallel-injection scheme of Fig. 4c. The transistors used are complementary germanium types chosen as representative of a broad class of low-cost, general-purpose and switching devices. Since Q1's collector must supply
the base current for $Q 2$, Q1 must be able to operate with collector currents on the order of $10-100 \mu \mathrm{a}$.

The second Zener, D2, protects the regulator in case of an open-circuit load. Without D2, an open circuit-load would result in an excessive forward base-emitter bias on Q1. In that case, the $Q 2$ 's base-emitter diode, the saturated Q1 and $R_{2}$ would be in series across the $12-\mathrm{v}$ supply. The large resultant current surge could easily damage the circuit. Thus, it is important to have D2 available to carry the entire specified load current in the event of an open-circuit load.

## Experimental Setups to Help Designer Evaluate and Adjust Supply

The dc output impedance of the regulator can be measured as shown in Fig. 5a. Meter M1 reads the total load current, which for this circuit falls between 1 and 5 ma. Meter M2 registers the difference between the load current $I_{L}$ and the test loop current $I_{2}$. If this difference is made approximately zero through adjustment of $R_{8}$, M2 may be a very sensitive meter capable of showing a change of a fraction of a microampere. Any change indicated by M2 results from a change in
$I_{L}$, or:

$$
\Delta I_{L}=\Delta I_{M 2} \frac{R_{8}+R_{M}}{R_{8}}
$$

where:
$\Delta I_{L}=$ change in load current.
$\Delta I_{M_{2}}=$ change in current through M2. $R_{M}=$ resistance of $M 2$.
If the switch is moved to change the load voltage by an amount $\Delta E_{L}=E_{2}$, the regulator output impedande is given by:

$$
Z_{o}=\frac{E_{2}}{\Delta I_{L}}=\frac{E_{2} R_{8}}{\Delta I_{M 2}\left(R_{8}+R_{M}\right)}
$$

Measurements on the unmodified sourcethat is, the circuit of Fig. 1 with $R_{6}=0$, $R_{3}=R_{5}=\infty$ will show an output impedance of 95 K at a load current of 5 ma , increasing nearly linearly to 400 K at 1 ma . The load-current output can be reduced by increasing $\boldsymbol{R}_{2}$. . This also increases the loop gain and the putput impedance.

Feedback in the regulator can be adjusted so that $\Delta I_{M_{2}}$ is zero for non-zero $E_{2}$, yielding infinite output impedance at dc. A further increase in the amount of feedback in the regulator results in. an increase of $I_{L}$ for an increase of $E_{2}$, demonstrating that a negative output impedance can exist.

It will be noted that there is a gradual, rather than immediate, change in $I_{L}$ on the order of $1 \mu \mathrm{amp}$ soon after the test circuit switch is thrown. The voltage drop across Q2 changes by an amount very nearly equal to $E_{2}$ and the internal dissipation changes accordingly.

The change in dissipation alters the device temperature, which in turn causes a slight change in the operating point. This accounts for the slow response observed in $I_{L}$.

## Setup to Show Regulation As Function of Frequency

The output impedance as a function of frequency may be measured as shown in Fig. 5b. The current " $i$ " is a small ac component superimposed on the de load current $I_{L}$. Its value is given by:

$$
i=\frac{e_{2}}{R_{9}}
$$

and the output impedance is then:

$$
Z_{0}=\frac{e_{i}}{i}-R_{9}=R_{9}\left(\frac{e_{1}}{e_{2}}-1\right)
$$

As $Z_{o}$ becomes large, $e_{1}$ far exceeds $e_{2}$ and this expression reduces to:

$$
Z_{o}=R_{9} \frac{e_{1}}{e_{2}}
$$

As $Z_{0}$ becomes infinite, $i$ and $e_{2}$ become zero; $e_{2}$ being a particularly good indication for the adjustment for infinite $Z_{0}$.

If $e_{2}$ is read on a sensitive oscilloscope synchronized to the audio oscillator, it will be seen that the phase of $e_{2}$ reverses as the null is traversed. This shows that the output impedance of the current regulator actually becomes negative.

As a practical matter in the setup of this test circuit, the transformer used for signal injection must be able to operate without saturation over the frequency range of interest. It must be remembered that the transformer will at times be carrying dc as well as ac signals. In presenting the results of tests on this sort of supply, it is convenient to use the reciprocal of output impedance or the admittance. Fig. 6 shows the output admittance of the regulator as a function of frequency for any load current in the range of 1 to 5 ma .

If it is possible to omit the stabilizing network, the bandwidth can be extended, the amount of this increase being shown in the graph, Fig. 6.

The high output impedance at the higher frequencies can be maintained by using an inductor in series with the output lead. This is, of course, analogous to the use of a shunt capacitor in the more common voltape-regulated supplies. The disadvantage of this technique is that some of the output voltage capability of the current regulator may be lost across the inductor, thus reducing the amount available for the load.


Fig. 1. The modified constant-current source achieves infinite output impedance by the positive feedback loop (shaded), which senses any voltage developed by the load.

(a)


Fig. 2. Review of symbols for perfect (a) and practical (b) current sources: Though the ideal current source is by definition able to deliver a specific value of current regardless of the nature of the load, practical sources have internal shunts, $Z_{s}$, that make them sensitive to the nature of the load and the frequency of the source or any system disturbance. The ideal current source is shown as a function of time to indicate that the analysis is not necessarily limited to dc.


Fig. 3. Conventional constant-current sources depend entirely on sensing the load current. Changes in the load current alter the voltage across $R_{2}$ and the baseemitter voltage into Q1; which in turn alters the amount of current that Q2 passes.


Fig. 6. Curves of admittance against frequency show the effect of the stabilization loop. It is possible to dispense with the stabilization under certain load-impedance conditions.

## Purpose of Three Loops


(b) ADOITION OF LOOP NO. 2

When the constant current circuit is redrawn in the classical servo format, the action of each of the three loops in the circuit is made more obvious. Loop No. 1 is the conventional current-sensing loop. Loop No. 2 is the positive feedback loop that senses the presence of voltage across the load, and loop No. 3 is the stabilizing loop that cuts down the gain at higher frequencies.

(a) TEST FOR DC OUTPUT IMPEDANCE.

Fig. 5. Test circuits to check out and adjust an in-finite-impedance current source supply, showing measurement of dc output impedance (a) and measurement of ac output impedance (b).


# Infinite Impedance 

# From a Constant-Current Source 


#### Abstract

The trick is to sample the voltage across the load as well as the current through it. The positive feedback developed in this manner can raise the output impedance to infinity for a given range of load conditions.


HOW CAN a conventional constant-current supply be modified for infinite output impedance? One answer is, by adding a regulating loop that senses and compensates for the circuit variable causing the departure from ideal behavior.

The culprit is the voltage developed acrossthe load. This voltage increases in proportion to the size of the load; with large loads it can become big enough to divert some of the current through the supply's internal shunt resistance. If the presence of this voltage can be sensed and used to introduce a compensating current, the supply can be made to act as if it had infinite output impedance.

A circuit incorporating this load voltage compensation, in addition to the regular cur-rent-sensing control, is shown in Fig. 1. The circuit is simple enough, but its evolution will give designers an appreciation of the concepts involved.

The problems in designing a high-performance current source are illustrated by the differences between a perfect and a practical constant-current source. The perfect current source, Fig. 2a, is by definition one that delivers a specified current into any load to which it may be connected. The specified current may be a steady dc level or any desired function of time or other variable. The voltage across the load may be any value from plus infinity to minus infinity and will be determined solely by the current delivered and the value of the load impedance. The compliance of the source, defined as its output voltage capability, is, therefore, infinite.

The practical current source, on the other hand, only approximates a perfect source. In its linear range it may be described, as in Fig. 2b, as a perfect current source in parallel with a practical impedance. For shortcircuited conditions, $Z_{L}=0$, there is no problem. But as the load $Z_{L}$ is increased, a load voltage $V_{L}$ is developed, which diverts some of the current through the source impedance $Z_{L}$. Unless $Z_{8}$ can be made very high with respect to the highest expected $Z_{L}$, the load current will not be constant. But if $Z_{s}$ can be made infinite, none of the source current will be diverted through the source impedance and the load current will always equal the source current.

## Conventional Circuit <br> Is Base for Modifications

A simplified schematic of a conventional current regulator is shown in Fig. 3. Here, the load current $I_{L}$ flows through a sensing resistor, $R_{2}$, to develop a voltage that is proportional to $I_{L}$. This voltage is compared to a reference voltage developed across a Zener diode, D1. Any difference is amplified by Q1, which acts as a differential amplifier. The amplified signal drives the regulator or "pass" transistor Q2, which controls the current delivered by battery $E$ to the load. Resistor $R_{1}$ is needed only to provide current for the Zener diode.

If the load impedance decreases, the load current increases, along with the voltage across $R_{2}$, driving the emitter of Q1 more positive with respect to its base and tending
to cut off Q2. This counteracts the original increase of $I_{L}$.

The regulator acts to maintain the load current at a value that makes $I_{L} R_{2}$ approximately equal to the reference voltage across the Zener diode. The output current can be changed through adjustment of $R_{2}$.

The performance of conventional currentsource supplies is adequate for low and moderate load impedances, but higher load impedances tend to upset the regulating action.

The clue to the desired modifications is found in Fig. 2b. As long as $Z_{L}=0$, all the source current flows through the load.

It is the voltage developed across a nonzero $Z_{L}$ that causes the current to flow in $Z_{s}$, upsetting the current regulation. But if this voltage could be sampled and used to increase the current delivered by the "perfect" current source, this effect could be counteracted. If this increase could be made just equal to the current drawn by $Z_{s}$, there would be no change in the current through $Z_{L}$ and the desired infinite $Z_{o}$ will have been achieved.

The first of the series of modification to realize this objective is shown in Fig. 4a. Any voltage developed across the load is sampled
at the arm of potentiometer $R_{4}$ and applied through $D 1$ to the base of $Q 1$, tending to turn Q1 further on. This in turn drives Q2 further on, permitting more load current to flow. In effect, this modification provides a negative output impedance that is parallel with and cancels the positive output impedance of the unmodified source. The parallel combination can be made positive, negative or infinite by the setting of $R_{4}$.

Further inspection of Fig. 4a shows that the Zener current flows through the lower part of $R_{4}$, developing a dc voltage in series with the Zener voltage. Any changes in Zener current, such as would be caused by a variation in the dc supply voltage $E$, would change the effective reference voltage for the regulator and, correspondingly, the current delivered.

This difficulty can be circumvented by feeding the developed load voltage signal back to the amplifier base in parallel, rather than in series, with the reference diode. This technique is illustrated in Fig. 4b. Rheostat $R_{3}$ is varied to control the amount of feedback, and thus the regulator output impedance. Resistor $R_{5}$ limits the amount of feedback to protect the circuit.

The current through $R_{3}$ returns to the minus side of the dc supply by two paths. The first is through the low-impedance Zener diode and the second is through the relatively high-impedance path made up of $R_{2}$ and the
base-emitter diode of Q1. Thus, it is apparent that only a small fraction of the feedback current reaches Q1 and that this fraction is affected by the dynamic impedance of the Zener diode.

A more sensitive and more stable current injection scheme is shown in Fig. 4c. Resistor
$R_{6}$ forces a larger fraction of the feedback current through $R_{3}$ into the transistor base and also stabilizes the total impedance into which the current flows. The effect of $R_{6}$ on the basic regulator performance is negligible. The value of $R_{3}$ now can be increased; there still will be enough feedback to produce the infinite impedance effect.

## Positive Feedback May Cause Stability Problem

The two transistors in the conventional regulator shown in Fig. 3 were used as cascaded voltage amplifiers. If the negative side of the dc supply is considered as a reference point, it will be seen that Q1 was operated in the common-base mode while Q2 was operated in the common-emitter mode. A signal starting at the emitter of Q1 would appear amplified without phase reversal at the collector of Q1, and from there would feed into the base of Q2. The load impedance on the collector of $Q 1$ is the base input impedance of transistor Q2.

The signal at the base of Q2 appears amplified and inverted at the collector of Q2. The load for $Q 2$ is $Z_{L}$ - the external load im-pedance-plus the parallel combination of $R_{2}$ and the input emitter impedance of $Q 1$.

The signal at the collector of Q2 is divided between $Z_{L}$ and the combination of $R_{2}$ and Q1 input impedance and appears at the emitter of Q1 out of phase with the initiating signal. This feedback is, therefore, negative for frequencies at which extraneous phase shifts are negligible.

But with increasing frequencies, additional phase lags become more noticeable, and when the total lag reaches 360 degrees, the feedback becomes positive. If the loop gain is
greater than unity when the lag reaches 360 degrees, self-oscillation occurs, and the advantages of the regulator are lost.

A series RC feedback from collector to base of Q1, as shown in Fig. 4d, helps combat this tendency by reducing the loop gain at higher frequencies without introducing additional phase shift. As the frequency increases from zero, the reactance of the capacitor $C$ begins to shunt the collector load for Q1 and the loop gain will decrease. Some phase lag will be introduced at this point.

As the frequency increases further, the reactance of $C$ becomes negligible with respect to $R_{7}$ and the load for $Q 1$ is nearly the value of $R_{7}$. Because of this resistive load, the extra phase shift disappears and because of the small size of $R_{7}$, the loop over-all gain is materially reduced. The bandwidth over which the constant current effect is produced depends on the bandwidth of the amplifier loop. This stabilization is at the expense of the supply's bandwidth.

The modification for infinite output impedance also may cause instability. The new loop that senses the presence of voltage across the load introduces a small amount of positive feedback. When the supply is exactly adjusted for infinite output impedance, it is on the verge of instability for the case of infinite load impedance. But the finite load impedance that would be encountered in any real application reduces the gain of this secondary loop to less than unity, ensuring stability.
The circuit of Fig. 1 uses the modified parallel-injection scheme of Fig. 4c. The transistors used are complementary germanium types chosen as representative of a broad class of low-cost, general-purpose and switching devices. Since Q1's collector must supply
the base current for Q2, Q1 must be able to operate with collector currents on the order of $10-100 \mu \mathrm{a}$.

The second Zener, $D 2$, protects the regulator in case of an open-circuit load. Without D2, an open circuit-load would result in an excessive forward base-emitter bias on Q1. In that case, the $Q 2$ 's base-emitter diode, the saturated Q1 and $R_{2}$ would be in series across the $12-\mathrm{v}$ supply. The large resultant current surge could easily damage the circuit. Thus, it is important to have D2 available to carry the entire specified load current in the event of an open-circuit load.

## Experimental Setups to Help Designer Evaluate and Adjust Supply

The dc output impedance of the regulator can be measured as shown in Fig. 5a. Meter M1 reads the total load current, which for this circuit falls between 1 and 5 ma . Meter M2 registers the difference between the load current $I_{L}$ and the test loop current $I_{2}$. If this difference is made approximately zero through adjustment of $R_{8}$, M2 may be a very sensitive meter capable of showing a change of a fraction of a microampere. Any change indicated by M2 results from a change in
$I_{L}$, or:

$$
\Delta I_{L}=\Delta I_{M 2} \frac{R_{8}+R_{M}}{R_{\mathrm{g}}}
$$

where:

$$
\begin{aligned}
\Delta I_{L} & =\text { change in load current. } \\
\Delta I_{M 2} & =\text { change in current through } M 2 . \\
R_{M} & =\text { resistance of } M 2 .
\end{aligned}
$$

If the switch is moved to change the load voltage by an amount $\Delta E_{L}=E_{2}$, the regulator output impedande is given by:

$$
Z_{o}=\frac{E_{2}}{\Delta I_{L}}=\frac{E_{2} R_{8}}{\Delta I_{M 2}\left(R_{8}+R_{M}\right)}
$$

Measurements on the unmodified sourcethat is, the circuit of Fig. 1 with $R_{6} \neq 0$, $R_{3}=R_{5}=\infty$-will show an output impedance of 95 K at a load current of 5 ma increasing nearly linearly to 400 K at 1 ma . The load-current output can be reduced by increasing $R_{2}$. This also increases the loop gain and the output impedance.

Feedback in the regulator can be adjusted so that $\Delta I_{M_{2}}$ is zero for non-zero $E_{2}$, yielding infinite output impedance at dc. A further increase in the amount of feedback in the regulator results in, an increase of $I_{L}$ for an increase of $E_{2}$, demonstrating that a negative output impedance can exist.

It will be noted that there is a gradual, rather than immediate, change in $I_{L}$ on the order of $1 \mu \mathrm{amp}$ soon after the test circuit switch is thrown. The voltage drop across Q2 changes by an amount very nearly equal to $E_{2}$ and the internal dissipation changes accordingly.

The change in dissipation alters the device temperature, which in turn causes a slight change in the operating point. This accounts for the slow response observed in $I_{L}$.

## Setup to Show Regulation As Function of Frequency

The output impedance as a function of frequency may be measured as shown in Fig. 5b. The current " $i$ " is a small ac component superimposed on the de load current $I_{L}$. Its value is given by:

$$
i=\frac{e_{2}}{R_{\mathrm{g}}}
$$

and the output impedance is then:

$$
Z_{0}=\frac{e_{i}}{i}-R_{9}=R_{9}\left(\frac{e_{1}}{e_{2}}-1\right)
$$

As $Z_{o}$ becomes large, $e_{1}$ far exceeds $e_{2}$ and this expression reduces to:

$$
Z_{o}=R_{9} \frac{e_{1}}{e_{2}}
$$

As $Z_{0}$ becomes infinite, $i$ and $e_{2}$ become zero; $e_{2}$ being a particularly good indication for the adjustment for infinite $Z_{0}$.

If $e_{2}$ is read on a sensitive oscilloscope synchronized to the audio oscillator, it will be seen that the phase of $e_{2}$ reverses as the null is traversed. This shows that the output impedance of the current regulator actually becomes negative.

As a practical matter in the setup of this test circuit, the transformer used for signal injection must be able to operate without saturation over the frequency range of interest. It must be remembered that the transformer will at times be carrying dc as well as ac signals. In presenting the results of tests on this sort of supply, it is convenient to use the reciprocal of output impedance or the admittance. Fig. 6 shows the output admittance of the regulator as a function of frequency for any load current in the range of 1 to 5 ma .

If it is possible to omit the stabilizing network, the bandwidth can be extended, the amount of this increase being shown in the graph, Fig. 6.

The high output impedance at the higher frequencies can be maintained by using an inductor in series with the output lead. This is, of course, analogous to the use of a shunt capacitor in the more common voltace-regulated supplies. The disadvantage of this technique is that some of the output voltage capability of the current regulator may be lost across the inductor, thus reducing the amount available for the load.


Fig. 1. The modified constant-current source achieves infinite output impedance by the positive feedback loop (shaded), which senses any voltage developed by the load.

(b)

Fig. 2. Review of symbols for perfect (a) and practical (b) current sources: Though the ideal current source is by definition able to deliver a specific value of current regardless of the nature of the load, practical sources have internal shunts, $Z_{8}$, that make them sensitive to the nature of the load and the frequency of the source or any system disturbance. The ideal current source is shown as a function of time to indicate that the analysis is not necessarily limited to dc.


Fig. 3. Conventional constant-current sources depend entirely on sensing the load current. Changes in the load current alter the voltage across $R_{2}$ and the baseemitter voltage into Q1, which in turn alters the amount of current that Q2 passes.


Fig. 6. Curves of admittance against frequency show the effect of the stabilization loop. It is possible to dispense with the stabilization under certain load-impedance conditions.

## Purpose of Three Loops


(b) ADDITION OF LOOP NO. 2

When the constant current circuit is redrawn in the classical servo format, the action of each of the three loops in the circuit is made more obvious. Loop No. 1 is the conventional current-sensing loop. Loop No. 2 is the positive feedback loop that senses the presence of voltage across the load, and loop No. 3 is the stabilizing loop that cuts down the gain at higher frequencies.

(a) TEST FOR DC OUTPUT IMPEDANCE.
(b) TEST FOR AC OUTPUT IMPEDANCE.


Fig. 5. Test circuits to check out and adjust an in-finite-impedance current source supply, showing measurement of dc output impedance (a) and measurement of ac output impedance (b).

(c) FURTHER IMPROVED LOAD VOLTAGE FEEDBACK

Fig. 4. The four stages of circuit development leading to the circuit in Fig. 1. (a) Voltage across the load is sensed and used to change the reference set by Zener D1. (b) The positive
feedback can be introduced directly into the base of the transistor. (c) Resistor $R_{6}$ directs more of the feedback to the transistor. (d) Stabilization is added to offset the phase lags.


#### Abstract

The trick is to sample the voltage across the load as well as the current through it. The positive feedback developed in this manner can raise the output impedance to infinity for a given range of load conditions.


HOW CAN a conventional constant-current supply be modified for infinite output impedance? One answer is, by adding a regulating loop that senses and compensates for the circuit variable causing the departure from ideal behavior.

The culprit is the voltage developed across the load. This voltage increases in proportion to the size of the load; with large loads it can become big enough to divert some of the current through the supply's internal shunt resistance. If the presence of this voltage can be sensed and used to introduce a compensating current, the supply can be made to act as if it had infinite output impedance.

A circuit incorporating this load voltage compensation, in addition to the regular cur-rent-sensing control, is shown in Fig. 1. The circuit is simple enough, but its evolution will give designers an appreciation of the concepts involved.

The problems in designing a high-performance current source are illustrated by the differences between a perfect and a practical constant-current source. The perfect current source, Fig. 2a, is by definition one that delivers a specified current into any load to which it may be connected. The specified current may be a steady dc level or any desired function of time or other variable. The voltage across the load may be any value from plus infinity to minus infinity and will be determined solely by the current delivered and the value of the load impedance. The compliance of the source, defined as its output voltage capability, is, therefore, infinite.

The practical current source, on the other hand, only approximates a perfect source. In its linear range it may be described, as in Fig. 2b, as a perfect current source in parallel with a practical impedance. For shortcircuited conditions, $Z_{L}=0$, there is no problem. But as the load $Z_{L}$ is increased, a load voltage $V_{L}$ is developed, which diverts some of the current through the source impedance $Z_{L}$. Unless $Z_{s}$ can be made very high with respect to the highest expected $Z_{L}$, the load current will not be constant. But if $Z_{s}$ can be made infinite, none of the source current will be diverted through the source impedance and the load current will always equal the source current.

## Conventional Circuit

## Is Base for Modifications

A simplified schematic of a conventional current regulator is shown in Fig. 3. Here, the load current $I_{L}$ flows through a sensing resistor, $R_{2}$, to develop a voltage that is proportional to $I_{L}$. This voltage is compared to a reference voltage developed across a Zener diode, D1. Any difference is amplified by Q1, which acts as a differential amplifier. The amplified signal drives the regulator or "pass" transistor Q2, which controls the current delivered by battery $E$ to the load. Resistor $R_{1}$ is needed only to provide current for the Zener diode.

If the load impedance decreases, the load current increases, along with the voltage across $R_{2}$, driving the emitter of Q1 more positive with respect to its base and tending

The regulator acts to maintain the load current at a value that makes $I_{L} R_{2}$ approximately equal to the reference voltage across the Zener diode. The output current can be cinanged through adjustment of $R_{2}$.
The performance of conventional currentsource supplies is adequate for low and moderate load impedances, but higher load impedances tend to upset the regulating action. ${ }_{n}$ The clue to the desired modifications is found in Fig. 2b. As long as $Z_{L}=0$, all the source current flows through the load.

## It is the voltage developed across a non-

 zero $Z_{L}$ that causes the current to flow in $Z_{s}$, upsetting the current regulation. But if this voltage could be sampled and used to increase the current delivered by the "perfect" current source, this effect could be counteracted. If this increase could be made just equal to the current drawn by $Z_{s}$, there would be no change in the current through $Z_{L}$ and the desired infinite $Z_{\circ}$ will have been achieved.The first of the series of modification to realize this objective is shown in Fig. 4a. Any voltage developed across the load is sampled at the arm of potentiometer $R_{4}$ and applied through D1 to the base of Q1, tending to turn Q1 further on. This in turn drives Q2 further on, permitting more load current to flow. In effect, this modification provides a negative output impedance that is parallel with and cancels the positive output impedance of the unmodified source. The parallel combination can be made positive, negative or infinite by the setting of $R_{4}$.
Further inspection of Fig. 4a shows that the Zener current flows through the lower part of $R_{4}$, developing a dc voltage in series with the Zener voltage. Any changes in Zener current, such as would be caused by a variation in the dc supply voltage $E$, would change the effective reference voltage for the regulator and, correspondingly, the current delivered.

This difficulty can be circumvented by feeding the developed load voltage signal back to the amplifier base in parallel, rather than in series, with the reference diode. This technique is illustrated in Fig. 4b. Rheostat $R_{3}$ is varied to control the amount of feedback, and thus the regulator output impedance. Resistor $R_{5}$ limits the amount of feedback to protect the circuit.

The current through $R_{3}$ returns to the minus side of the dc supply by two paths. The first is through the low-impedance Zener diode and the second is through the relatively high-impedance path made up of $R_{2}$ and the
base-emitter diode of Q1. Thus, it is apparent that only a small fraction of the feedback current reaches Q1 and that this fraction is affected by the dynamic impedance of the Zener diode.

A more sensitive and more stable current injection scheme is shown in Fig. 4c. Resistor
$R_{6}$ forces a larger fraction of the feedback current through $R_{3}$ into the transistor base and also stabilizes the total impedance into which the current flows. The effect of $R_{6}$ on the basic regulator performance is negligible. The value of $R_{3}$ now can be increased; there still will be enough feedback to produce the infinite impedance effect.

## Positive Feedback May <br> Cause Stability Problem

The two transistors in the conventional regulator shown in Fig. 3 were used as cascaded voltage amplifiers. If the negative side of the dc supply is considered as a reference point, it will be seen that Q1 was operated in the common-base mode while $Q 2$ was operated in the common-emitter mode. A signal starting at the emitter of Q1 would appear amplified without phase reversal at the collector of Q1, and from there would feed into the base of $Q 2$. The load impedance on the collector of Q1 is the base input impedance of transistor Q2.

The signal at the base of $Q 2$ appears amplified and inverted at the collector of $Q 2$. The load for $Q 2$ is $Z_{L}$-the external load im-pedance-plus the parallel combination of $R_{2}$ and the input emitter impedance of $Q 1$.

The signal at the collector of $Q 2$ is divided between $Z_{L}$ and the combination of $R_{2}$ and Q1 input impedance and appears at the emitter of Q1 out of phase with the initiating signal. This feedback is, therefore, negative for frequencies at which extraneous phase shifts are negligible.

But with increasing frequencies, additional phase lags become more noticeable, and when the total lag reaches 360 degrees, the feedback becomes positive. If the loop gain is
greater than unity when the lag reaches 36 degrees, self-oscillation occurs, and the vantages of the regulator are lost.

A series RC feedback from collector to base of Q1, as shown in Fig. 4d, helps combat this tendency by reducing the loop gain at higher frequencies without introducing additional phase shift. As the frequency increases from zero, the reactance of the capacitor $C$ begins to shunt the collector load for 2 Q1 and the loop gain will decrease. Some phase lag will be introduced at this point.
$I_{L}$, or:

As the frequency increases further, the reactance of $C$ becomes negligible with respect to $R_{7}$ and the load for $Q 1$ is nearly the value of $R_{7}$. Because of this resistive load, the extra phase shift disappears and because of the small size of $R_{7}$, the loop over-all gain is materially reduced. The bandwidth over which the constant current effect is produced depends on the bandwidth of the amplifier loop. This stabilization is at the expense of the supply's bandwidth.
The modification for infinite output impedance also may cause instability. The new loop that senses the presence of voltage across the load introduces a small amount of positive feedback. When the supply is exactly adjusted for infinite output impedance, it is on the verge of instability for the case of infinite load impedance. But the finite load impedance that would be encountered in any real application reduces the gain of this secondary loop to less than unity, ensuring stability.

The circuit of Fig. 1 uses the modified parallel-injection scheme of Fig. 4c. The transistors used are complementary germanium types chosen as representative of a broad class of low-cost, general-purpose and switching devices. Since Q1's collector must supply
the base current for $Q 2$, Q1 must be able to operate with collector currents on the order of $10-100 \mu \mathrm{a}$.

The second Zener, D2, protects the regulator in case of an open-circuit load. Without D2, an open circuit-load would result in an excessive forward base-emitter bias on Q1. In that case, the $Q 2$ 's base-emitter diode, the saturated Q1 and $R_{2}$ would be in series across the 12 -v supply. The large resultant current surge could easily damage the circuit. Thus, it is important to have D2 available to carry the entire specified load current in the event of an open-circuit load.

## Experimental Setups to Help <br> Designer Evaluate and Adjust Supply

The dc output impedance of the regulator can be measured as shown in Fig. 5a. Meter M1 reads the total load current, which for this circuit falls between 1 and 5 ma . Meter M2 registers the difference between the load current $I_{L}$ and the test loop current $I_{2}$. If this difference is made approximately zero through adjustment of $R_{8}$, M2 may be a very sensitive meter capable of showing a change of a fraction of a microampere. Any change indicated by $M 2$ results from a change in

$$
\Delta I_{L}=\Delta I_{M 2} \frac{R_{8}+R_{M}}{R_{8}}
$$

where:

$$
\begin{aligned}
\Delta I_{L} & =\text { change in load current. } \\
\Delta I_{M 2} & =\text { change in current through } M 2 . \\
R_{M} & =\text { resistance of } M 2 .
\end{aligned}
$$

If the switch is moved to change the load voltage by an amount $\Delta E_{L}=E_{2}$, the regulator output impedande is given by:

$$
Z_{o}=\frac{E_{2}}{\Delta I_{L}}=\frac{E_{2} R_{8}}{\Delta I_{M 2}\left(R_{8}+R_{M}\right)}
$$

Measurements on the unmodified sourcethat is, the circuit of Fig. 1 with $R_{6}=0$, $R_{3}=R_{5}=\infty$-will show an output impedance of 95 K at a load current of 5 ma , increasing nearly linearly to 400 K at 1 ma . The load-current output can be reduced by increasing $R_{2}$. This also increases the loop gain and the output impedance.

Feedback in the regulator can be adjusted so that $\Delta I_{\Delta z 2}$ is zero for non-zero $E_{2}$, yielding infinite output impedance at dc. A further increase in the amount of feedback in the regulator results in. an increase of $I_{L}$ for an increase of $E_{2}$, demonstrating that a negative output impedance can exist.

It will be noted that there is a gradual, rather than immediate, change in $I_{L}$ on the order of $1 \mu \mathrm{amp}$ soon after the test circuit switch is thrown. The voltage drop across Q2 changes by an amount very nearly equal to $E_{2}$ and the internal dissipation changes accordingly.

The change in dissipation alters the device temperature, which in turn causes a slight change in the operating point. This accountsy for the slow response observed in $I_{L}$.

## Setup to Show Regulation As Function of Frequency

The output impedance as a function of frequency may be measured as shown in Fig. 5b. The current " $i$ " is a small ac component superimposed on the de load current $I_{L}$. Its value is given by:

$$
i=\frac{e_{2}}{R_{9}}
$$

and the output impedance is then:

$$
Z_{o}=\frac{e_{i}}{i}-R_{9}=R_{9}\left(\frac{e_{1}}{e_{2}}-1\right)
$$

As $Z_{o}$ becomes large, $e_{1}$ far exceeds
this expression reduces to:

$$
Z_{o}=R_{9} \frac{e_{1}}{e_{2}}
$$

As $Z_{o}$ becomes infinite, $i$ and $e_{2}$ become zero; $e_{2}$ being a particularly good indication for the adjustment for infinite $Z_{o}$.

If $e_{2}$ is read on a sensitive oscilloscope synchronized to the audio oscillator, it will be seen that the phase of $e_{2}$ reverses as the null is traversed. This shows that the output impedance of the current regulator actually becomes negative.

As a practical matter in the setup of this test circuit, the transformer used for signal injection must be able to operate without saturation over the frequency range of interest. It must be remembered that the transformer will at times be carrying dc as well as ac signals. In presenting the results of tests on this sort of supply, it is convenient to use the reciprocal of output impedance or the admittance. Fig. 6 shows the output admittance of the regulator as a function of frequency for any load current in the range of 1 to 5 ma .

If it is possible to omit the stabilizing network, the bandwidth can be extended, the amount of this increase being shown in the graph, Fig. 6.

The high output impedance at the higher frequencies can be maintained by using an inductor in series with the output lead. This is, of course, analogous to the use of a shunt capacitor in the more common voltace-regu${ }_{\mathrm{q}}$ lated supplies. The disadvantage of this techbnfque is that some of the output voltage wropapability of the current regulator may be lost across the inductor, thus reducing the amount available for the load.


Fig. 1. The modified constant-current source achieves infinite output impedance by the positive feedback loop (shaded), which senses any voltage developed by the load.

(b)

Fig. 2. Review of symbols for perfect (a) and practical (b) current sources: Though the ideal current source is by definition able to deliver a specific value of current regardless of the nature of the load, practical sources have internal shunts, $Z_{s,}$, that make them sensitive to the nature of the load and the frequency of the source or any system disturbance. The ideal current source is shown as a function of time to indicate that the analysis is not necessarily limited to dc.


Fig. 3. Conventional constant-current sources depend entirely on sensing the load current. Changes in the load current alter the voltage across $R_{2}$ and the baseemitter voltage into Q1, which in turn alters the amount of current that Q2 passes.


Fig. 6. Curves of admittance against frequency show the effect of the stabilization loop. It is possible to dispense with the stabilization under certain load-impedance conditions.

Purpose of Three Loops


(b) ADDITION OF LOOP NO. 2

When the constant current circuit is redrawn in the classical servo format, the action of each of the three loops in the circuit is made more obvious. Loop No. 1 is the conventional current-sensing loop. Loop No. 2 is the positive feedback loop that senses the presence of voltage across the load, and loop No. 3 is the stabilizing loop that cuts down the gain at higher frequencies.




## ANOTHER NEW COMPONENT

## HOT CARRIER

## DIODES Switch in Picoseconds


#### Abstract

Metal-semiconductor diodes increase switching speed now limited in pen junctions by minority-carrier storage. Devices need very pure materials and improved epitaxy


By S. M. KRAKAUER, Applications Engineer
S. W. SOSHEA, Project Leader

HP Associates, Pall Alto, California

EPITAXIAL SILICON hot carrier diodes were introduced by HP Associates only recently, but many of the principles of rectifying metal contacts have been known for decades. The great advances in germanium and silicon $p-n$ junction devices in the last 15 years have tended to obscure the potential of metal-semiconductor contacts. The $p-n$ junction diodes are, however, approaching the limit of their


HOT CARRIER DIODE WAFER undergoing evaluation of leakage current by project engineer Bill Baker
high-frequency performance, because of storage of minority carriers. Since minority carrier storage is virtually eliminated, metal-semiconductor diodes show renewed usefulness. The development of the modern hot carrier diode was made possible by the availability of very pure semiconductors, by improved techniques of surface cleaning and passivetion, and by the epitaxial construction method.

A hot carrier diode can be made in a variety of ways. A typical epitaxial type is shown in Fig. 1. Experimental models have been made on silicon using evaporated gold, platinum, palladium, silver and many other metals. Both hot electron (on $n$-type silicon) and hot hole (on $p$-type silicon) forms are possible, but the hot electron type is generally preferable because the higher electron mobility gives better high frequency performance.

OPERATION-Hot carrier diode operation and the distinction between it and a $p-n$ junction can be understood most clearly by means of the appropriate electron energy diagrams. Figure 2A shows the electron energy diagram of a hot electron diode with a Schottky-type barrier, and Fig. 2B shows the corresponding diagram for an abrupt $p-n$ junction diode with the $n$-type region more heavily doped than the $p$-type region. When the hot carrier diode is forward biased, the electrons in the $n$-type semiconductor


HOT ELECTRON DIODE construction differs from that of hrt hole where substrate would be p-plus material and epitaxial layer p-type silicon-Fig. 1
diffuse over the barrier and are injected into the metal.
The injected hot electrons interact with the lattice and the electrons of the metal and when the diode is reverse biased, these hot electrons are unable to surmount the barrier, so they do not contribute to the stored charge. When, however, the $p-n$ junction is forward biased, the electrons diffuse into the $p$-type region and build up to a concentration that is limited by the rate of carrier recombination, as depicted in Fig. 2B. When the $p-n$ junction is reverse biased, the stored electrons (minority carriers) flow back into the $n$-type region, thus lowering the rectification efficiency if the diode is used as a detector, or increasing the reverse recovery time if it is used as a switching diode.

The current-voltage characteristics of hot carrier diodes can be described very closely by the ideal diode equation

$$
I_{F}=I_{s}[\exp (q V / k T)-1]
$$

in which the saturation current $I_{s}$ is proportional to $\exp \left(-q V_{i} / k T\right)$. The type of metal can be conveniently selected to have an internal barrier $V_{i}$ from 0.3 to 0.8 volt, corresponding to a saturation current, for a typical diode size (about $6 \times 10^{-8} \mathrm{~cm}^{2}$ ), from $10^{-11}$ to $10^{-3} \mathrm{amp}$. The junction capacitance of the hot carrier diode varies as the inverse square root of voltage and is only slightly dependent on $V_{i}$. This combination of characteristics is analogous to a family of $p-n$ junctions of incrementally varying energy band gap and provides the circuit designer with an added degree of freedom that was not previously available. The reverse characteristics of hot carrier diodes appear very similar to those of $p-n$ junction diodes. The

## WHAT'S A HOT CARRIER?

Nothing radioactive! In rectifying metal-semiconductor contacts, current flow is predominantly by majority carriers. When such a diode is forward biased, these majority carriers are injected into the metal and have much greater velocity than the thermal electronshence the name hot-carrier diodes. With minority carrier storage virtually eliminated, these diodes surpass conventional p-n junction types at high frequencies

CHARACTERISTICS OF HOT-CARRIER DIODES

|  | HPA-2001 |  |  | HPA-2101 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |
| Forward Current $I_{F}$ in ma $\left(\text { at } V_{F}=1 \mathrm{v}\right)$ | 20 | 30 |  | 20 | 30 |  |
| Forward Current $I_{F}$ in $\mu \mathrm{a}$ $\text { (at } V_{F}=0.4 \mathrm{v} \text { ) }$ | 0.5 | 1.0 |  | 2,000 | 4,000 |  |
| Capacitance $C_{o}$ in pf (at $V_{B}=0$ ) |  | 0.85 | 1.0 |  | 0.95 | 1.1 |
| Breakdown Voltage $V_{B}$ in $\mathbf{v}$ (at $I_{R}=10 \mu \mathrm{a}$ ) | 15 | 25 |  | 15 | 25 |  |
| Leakage Current $I_{s}$ in na (at $V_{R}=3 \mathrm{v}$ ) |  | 1 | 10 |  | 30 | 100 |

reverse leakage current increases with reverse volt. age gradually, owing to the internal Schottky effect, until the avalanche multiplication voltage is reached.

Hot carrier diodes are similar in concept and in operation to the ideal point-contact diode in which the contact is neither formed, alloyed nor bonded. Both the hot carrier diode and the ideal point contact diode employ a Schottky barrier, but there are many notable differences. Being of much larger area, the hot carrier diode has larger capacitance than the point contact, but it can handle greater power and is less sensitive to current transients than is the ideal point contact. The hot carrier diode, furthermore, is more stable mechanically and has more nearly ideal and reproducible electrical characteristics.

PERFORMANCE-Recovery time as a function of minority carrier lifetime for these diodes is difficult to measure. The lifetime is so low that its influence is readily obscured by diode and circuit impedances and by transient response anomalies in the associated instrumentation. It has been found best to characterize the recovery time for these diodes relative to a sinusoidal excitation ${ }^{1}$. The circuit is shown in Fig. 3, the resulting oscilloscope patterns in Fig. 4.

The effective minority carrier storage can be related to the amplitude of the negative spike. Diode capacitance causes the baseline to tilt, and so capacitive conduction can be separated from storage conduction by measuring the spike amplitude from this tilted reference line, as shown in upper Fig. 4.

Measurement using this technique is not completely quantitative, but it gives a convenient index of the diode recovery that corresponds to most applications. If, for example, the signal generator and amplifier are adjusted to 53 mc with sufficient output to produce a peak forward current flow of 20 ma and scope gain set to give a $5-\mathrm{cm}$ deflection for the positive peak, then the amplitude of the negative spike (read as shown) will be related to lifetime as $\tau=500 \mathrm{ps} /$ per cm for deflections less than 1.5 cm . This value is an effective rather than a true minority carrier lifetime. It is essentially the product of true minority carrier lifetime by the ratio of minority to majority carriers that is associated with forward conduction. This ratio is made smaller with reduced barrier height and reduced substrate resistivity. Currently available diodes have effective lifetimes below the resolution capability of this measurement $(<50$


ENERGY LEVELS in metal-semiconductor junction (A) and p-n junction of normal silicon diode (B)-Fig. 2
ps). Sufficiently high values of forward current can cause minority carrier injection, and storage.

Hot carrier diodes now available are listed in the table. The static characteristics of these diodes, both in forward and reverse, are similar to conventional $p-n$ junction diodes. The type 2001 resembles a conventional silicon $p-n$ junction diode, and the type 2101 resembles germanium, as shown in Fig. 5.

To take full advantage of their fast response capability, care is necessary in mounting these diodes. Minimum possible lead length will reduce to a minimum performance degradation owing to shunt capacitance and series inductance. The self-inductance of the present package is approximately 3 nh . A lower inductance package is under development.

In general the same considerations that apply to the application of conventional $p-n$ junction diodes will apply to the hot carrier diode. The differences between them is confined to the lower storage and wider choice of barrier height that is associated with the hot carrier diode. Accordingly, hot carrier diodes might be substituted in many existing circuits without design modifications being required, and with a substantial gain in performance.

NO DELAYS-Minority carrier storage in the hot carrier diode is so low that the turn-on and turn-off delays that are present in conventional $p-n$ junction diodes will be essentially eliminated. Accordingly, hot carrier diodes can be used effectively in those pulse and high frequency applications where lag-free response is required, such as detection, mixing and limiting at microwave and high frequencies. Within fractional nanosecond limits they can be used for clamping and gating rapidly.

Freedom of choice in barrier height leads to applications that may or may not also require low storage. Low barrier, low storage diodes permit an approach to ideality for detection sensitivity, mixing efficiency, and harmonic generating capability because of the improved impedance matches. Also, tunnel diode logic circuits which require very low turn-on voltage for the associated diode may become possible.

## REFERENCE

(1) S. M. Krakauer, Harmonic Generation, Rectification, and Lifetime Evaluation with the Step Recovery Diode, Proc. IRE,
p 1665 , July 1962 .


EFFECTIVE LIFETIME MEASUREMENT of diode is made with this equipment setup-Fig. 3


HIGH-SPEED SWITCHING DIODE (top) compared with hot carrier diode. Sweep speed is 10 nsec per cm, vertical sensitivity is 20 ma per cm. Applied signal is a 30-Mc sine wave-Fig. 4


STATIC CHARACTERISTICS of type 2101 (left) and type 2001 show that the former starts conduction at about $0.3 v$ and latter around $0.5 v$. Vertical calibration is $2 m a$ per division and horizontal is $0.2 v$ per division-Fig. 5

## ANOTHER NEW COMPONENT

## HOT CARRIER

## DIODES Switch in Picoseconds


#### Abstract

Metal-semiconductor diodes increase switching speed now limited in pen junctions by minority-carrier storage. Devices need very pure materials and improved epitaxy


By S. M. KRAKAUER, Applications Engineer<br>S. W. SOSHEA, Project Leader<br>HP Associates, Palo Alto, California

EPITAXIAL SILICON hot carrier diodes were introduced by HP Associates only recently, but many of the principles of rectifying metal contacts have been known for decades. The great advances in germanium and silicon $p-n$ junction devices in the last 15 years have tended to obscure the potential of metal-semiconductor contacts. The $p-n$ junction diodes are, however, approaching the limit of their


HOT CARRIER DIODE WAFER undergoing evaluation of leakage current by project engineer Bill Baker
high-frequency performance, because of storage of minority carriers. Since minority carrier storage is virtually eliminated, metal-semiconductor diodes show renewed usefulness. The development of the modern hot carrier diode was made possible by the availability of very pure semiconductors, by improved techniques of surface cleaning and passivation, and by the epitaxial construction method.

A hot carrier diode can be made in a variety of ways. A typical epitaxial type is shown in Fig. 1. Experimental models have been made on silicon using evaporated gold, platinum, palladium, silver and many other metals. Both hot electron (on $n$-type silicon) and hot hole (on $p$-type silicon) forms are possible, but the hot electron type is generally preferable because the higher electron mobility gives better high frequency performance.

OPERATION-Hot carrier diode operation and the distinction between it and a $p-n$ junction can be understood most clearly by means of the appropriate electron energy diagrams. Figure 2A shows the eectron energy diagram of a hot electron diode with a Schottky-type barrier, and Fig. 2B shows the caresponding diagram for an abrupt $p-n$ junction diode with the $n$-type region more heavily doped than the $p$-type region. When the hot carrier diode is forward biased, the electrons in the $n$-type semiconductor


HOT ELECTRON DIODE construction differs from that of hrt hole where substrate would be p-plus material and epitaxial layer p-type silicon-Fig. 1
diffuse over the barrier and are injected into the metal.
The injected hot electrons interact with the lattice and the electrons of the metal and when the diode is reverse biased, these hot electrons are unable to surmount the barrier, so they do not contribute to the stored charge. When, however, the $p-n$ junction is forward biased, the electrons diffuse into the $p$-type region and build up to a concentration that is limited by the rate of carrier recombination, as depicted in Fig. 2B. When the $p-n$ junction is reverse biased, the stored electrons (minority carriers) flow back into the $n$-type region, thus lowering the rectification efficiency if the diode is used as a detector, or increasing the reverse recovery time if it is used as a switching diode.

The current-voltage characteristics of hot carrier diodes can be described very closely by the ideal diode equation

$$
I_{F}=I_{s}[\exp (q V / k T)-1]
$$

in which the saturation current $I$, is proportional to $\exp \left(-q V_{i} / k T\right)$. The type of metal can be conveniently selected to have an internal barrier $V_{i}$ from 0.3 to 0.8 volt, corresponding to a saturation current, for a typical diode size (about $6 \times 10^{-6} \mathrm{~cm}^{2}$ ), from $10^{-11}$ to $10^{-8} \mathrm{amp}$. The junction capacitance of the hot carrier diode varies as the inverse square root of voltage and is only slightly dependent on $V_{\text {i }}$. This combination of characteristics is analogous to a family of $p-n$ junctions of incrementally varying energy band gap and provides the circuit designer with an added degree of freedom that was not previously available. The reverse characteristics of hot carrier diodes appear very similar to those of $p-n$ junction diodes. The

## WHAT'S A HOT CARRIER?

Nothing radioactive! In rectifying metal-semiconductor contacts, current flow is predominantly by majority carriers. When such a diode is forward biased, these majority carriers are injected into the metal and have much greater velocity than the thermal electronshence the name hot-carrier diodes. With minority carrier storage virtually eliminated, these diodes surpass conventional p-n junction types at high frequencies

CIIARACTERISTICS OF HOT-CARRIER DIODES

reverse leakage current increases with reverse voltage gradually, owing to the internal Schottky effect, until the avalanche multiplication voltage is reached.

Hot carrier diodes are similar in concept and in operation to the ideal point-contact diode in which the contact is neither formed, alloyed nor bonded. Both the hot carrier diode and the ideal point contact diode employ a Schottky barrier, but there are many notable differences. Being of much larger area, the hot carrier diode has larger capacitance than the point contact, but it can handle greater power and is less sensitive to current transients than is the ideal point contact. The hot carrier diode, furthermore, is more stable mechanically and has more nearly ideal and reproducible electrical characteristics.

PERFORMANCE-Recovery time as a function of minority carrier lifetime for these diodes is difficult to measure. The lifetime is so low that its influence is readily obscured by diode and circuit impedances and by transient response anomalies in the associated instrumentation. It has been found best to characterize the recovery time for these diodes relative to a sinusoidal excitation ${ }^{1}$. The circuit is shown in Fig. 3, the resulting oscilloscope patterns in Fig. 4.

The effective minority carrier storage can be related to the amplitude of the negative spike. Diode capacitance causes the baseline to tilt, and so capacitive conduction can be separated from storage conduction by measuring the spike amplitude from this tilted reference line, as shown in upper Fig. 4.

Measurement using this technique is not completely quantitative, but it gives a convenient index of the diode recovery that corresponds to most applications. If, for example, the signal generator and amplifier are adjusted to 53 mc with sufficient output to produce a peak forward current flow of 20 ma and scope gain set to give a $5-\mathrm{cm}$ deflection for the positive peak, then the amplitude of the negative spike (read as shown) will be related to lifetime as $\tau=500 \mathrm{ps} / \mathrm{per} \mathrm{cm}$ for deflections less than 1.5 cm . This value is an effective rather than a true minority carrier lifetime. It is essentially the product of true minority carrier lifetime by the ratio of minority to majority carriers that is associated with forward conduction. This ratio is made smaller with reduced barrier height and reduced substrate resistivity. Currently available diodes have effective lifetimes below the resolution capability of this measurement (<50


ENERGY LEVELS in metal-semiconductor junction (A) and p-n junction of normal silicon diode (B)—Fig. 2
ps). Sufficiently high values of forward current can cause minority carrier injection, and storage.

Hot carrier diodes now available are listed in the table. The static characteristics of these diodes, both in forward and reverse, are similar to conventional $n-n$ junction diodes. The type 2001 resembles a conventional silicon $p-n$ junction diode, and the type 2101 resembles germanium, as shown in Fig. 5.

To take full advantage of their fast response capability, care is necessary in mounting these diodes. Minimum possible lead length will reduce to a minimum performance degradation owing to shunt capacitance and series inductance. The self-inductance of the present package is approximately 3 nh . A lower inductance package is under development.

In general the same considerations that apply to the application of conventional $p-n$ junction diodes will apply to the hot carrier diode. The differences between them is confined to the lower storage and wider choice of barrier height that is associated with the hot carrier diode. Accordingly, hot carrier diodes might be substituted in many existing circuits without design modifications being required, and with a substantial gain in performance.

NO DELAYS-Minority carrier storage in the hot carrier diode is so low that the turn-on and turn-off delays that are present in conventional $p-n$ junction diodes will be essentially eliminated. Accordingly, hot carrier diodes can be used effectively in those pulse and high frequency applications where lag-free response is required, such as detection, mixing and limiting at microwave and high frequencies. Within fractional nanosecond limits they can be used for clamping and gating rapidly.

Freedom of choice in barrier height leads to applications that may or may not also require low storage. Low barrier, low storage diodes permit an approach to ideality for detection sensitivity, mixing efficiency, and harmonic generating capability because of the improved impedance matches. Also, tunnel diode logic circuits which require very low turn-on voltage for the associated diode may become possible.

## REFERENCE

(1) S. M. Krakauer, Harmonic Generation, Rectification, and
Lifetime Evaluation with the Step Recovery Diode, Proc. $I R E$,
p 1665 , July 1962 .


EFFECTIVE LIFETIME MEASUREMENT of diode is made with this equipment setup-Fig. s


HIGH-SPEED SWITCHING DIODE (top) compared with hot carrier diode. Sweep speed is 10 nsec per cm, vertical sensitivity is 20 ma per cm. Applied signal is a 30-Mc sine wave-Fig. 4


STATIC CHARACTERISTICS of type 2101 (left) and type 2001 show that the former starts conduction at about $0.3 v$ and latter around $0.5 v$. Vertical calibration is 2 ma per division and horizontal is $0.2 v$ per division-Fig. 5

# Designing Transistorized Differential Amplifiers 

Equations are developed and techniques discussed for the design of transistorized, direct-coupled differential amplifiers having good dc stability and high common mode rejection. In a second and concluding article the performance of an experimental amplifier designed with the recommended procedures will be discussed.


Fig. 1. Direct coupled differential amplifier. Forward bias is applied to emitters of differential transistors through T3, biased as common-base current source.
W. M. DeMatteis and J. W. Halligan Philco Corp.
Lansdale Div.
Lansdale, Pa .

AN EFFICIENT method of amplifying low-level, low-frequency signals is by a transistorized, direct-coupled differential amplifier. Design procedures for such an amplifier are given here, along with techniques for designing a device capable of amplifying very low frequency signals of less than 1 mv .
C.onvential amplitiers often cannot be used because extraneous signals introduced. by ambient temperature variations and poorly regulated supply voltages limit the minimum signal. Although modulation techniques have been used to surmount this difficulty, they sometimes introduce problems more serious than those encountered in straight dc amplification.

Two primary considerations in the design of a differential amplifier capable of amplifying very low frequency signals are:

- A high degree of dc stability.
- A high common-mode rejection.

A transistorized amplifier suitable for amplifying very low frequency signals must possess a high degree of dc stability. This is necessary if the amplifier is to amplify adequately true inputs while rejecting extraneous dc signals introduced by temperature variations and other undesirable effects. In a properly designed differential amplifier, the output signal is proportioned to the difference between input signals. Variations in environmental conditions intro-
duces equivalent signals at both input terminals that are cancelled in the output.

Well-matched transistors are required for high dc stability. The simple differential amplifier circuit shown in Fig. 1, with one of its input terminals maintained at ground potential, inherently possesses a high degree of dc stability.

## High Common-Mode Rejection Is a Major Requirement

The differential amplifier circuit has further utility in that two isolated input terminals are available. It thus is useful in providing an output proportional to the small difference between two very large signals. The degree to which the amplifier performs this function is indicated by the quantity "common mode rejection." This is a measure of the ability of the amplifier to reject a signal common to both its input terminals.

In addition to a high degree of dc stability and a high common mode rejection, it is also desirable that both the input and output terminals be at zero dc potential. Several differential amplifiers then can be conveniently cascaded to provide very high gain dc amplifiers. Also, the fact that both input and output terminals are at the same potential will allow the introduction of heavy dc feedback between output and input. This configuration is particularly suited to such applications as operational amplifiers.

Referring to the circuit of Fig. 1, several comments can be made regarding the general procedure for designing the dc bias networks. To obtain a high gain per differential stage, the load resistors should be relatively large. Also, the input impedance appearing at input 1 with input 2 shorted to ground is approximately twice the input impedance of a single common-emitter amplifier at the same operating point conditions. Therefore, to obtain a relatively high input impedance and to allow the use of high load resistance with reasonable values of supply voltage, the differential amplifier transistors should be biased at relatively low values of current.

## Silicon Transistors

## Provide Stable Operation

The use of silicon transistors allows extremely stable operation-even at elevated temperatures-at emitter currents of the
order of $100 \mu \mathrm{a}$ or less per transistor. So that the input terminals will be at ground potential, the required forward bias must be applied to the emitter terminals of the respective units. For a high common mode rejection the impedance between the emitters and ground should be extremely high.

Thus, the emitter bias current should be supplied from a current source. This is done readily through the use of a third transistor in the emitter circuits. It is biased as a common-base current source so that the effective impedance seen from the emitters of the differential transistors is the very high output impedance of a common-base transistor.

The emitter bias current is applied to the emitters through a small potentiometer connected between the emitters of the two differential transistors. This permits adjustments of minor imbalance between the transistors or other components.

For true differential operation the base of each transistor in a differential circuit should see approximately the same resistance. Generally, no matching of source resistance is required for values of less than several thousand ohms if silicon transistors are used in the amplifier.

For higher values of source resistance, however, the source resistance seen at each input terminal should be well matched. Since the base-to-collector reverse saturation and leakage current ( $I_{\text {obo }}$ ) of each transistor flows in its respective source resistance, it introduces a small voltage that appears as an input signal to each transistor. However, for silicon transistors with extremely low $I_{\text {वво }}$ 's, the effect is negligible for source resistances of less than several thousand ohms.

In the circuit of Fig. 1, an output signa! proportional to the difference between the signals appearing at each input is available at each collector. However, these output signals are 180 deg out of phase with each other. Consequently, an additional gain of two can be realized in the amplifier by defining the output as the difference signal appearing between the collector of transistor 1 and the collector of transistor 2.

The use of a double-ended output has the added advantage that any difference in the small signal gain between transistor 1 and transistor 2 is cancelled in the output.


Fig. 2. Multi-stage differential amplifier using complementary transistors to permit both input and output terminals to be biased at ground potential. Stages thus can be cascaded for high gain.

Input, Output at Zero DC Potential: Why and How

Since the base of each transistor in the differential circuit has been established at ground potential, the collector of each transistor is, of necessity, not at ground potential for proper biasing. Thus, if the differential amplifier circuit contains only a single stage of amplification, a voltage translation network must be introduced in order to return the output terminals to ground potential under zero input-signal conditions.

For single-ended output this may be accomplished either by a passive resistor network translating the voltage to ground potential, or by an emitter follower circuit. However, if more than one differential stage of amplification is required, the necessary voltage translation is much more easily accomplished by constructing the second stage from a complementary type of transistor.

This second stage also is a differential amplifier and the double-ended output of the first stage can be used to drive the second stage directly. The technique of voltage translation via complementary transistors is illustrated in a three-stage differential amplifier circuit, Fig. 2. Here the input stage uses pnp transistors and the second stage uses npn transistors.
The stages are direct-coupled. By using differential amplifiers in both stages, imbalance between the units in the first stage is attenuated by the common-mode rejec-
tion of the input circuits in the second stage. The third stage is a pnp transistor used as an emitter-follower to a single-ended output.

Use of complementary-type transistors in alternating stages allows both the input and output terminals to be readily biased at ground potential. The technique is applicable to any number of cascaded stages, alternating the type of transistor in each successive stage.

After several stages of differential amplification the signal is at a sufficiently high level so that single-ended outputs may be used from either side of the last differential amplifier. For most direct-coupled amplifier applications a very low output impedance is desirable. Therefore, the final stage in any such multistage differential amplifier is usually an emitter-follower circuit.

In a derivation section, included with the second part of this article in the next issue, the differential output voltage for the circuit of Fig. 3 is shown to be:

$$
\begin{aligned}
& e_{O_{1}}-e_{O_{O_{2}}}=\frac{2 R_{L}}{R_{s}\left[-\frac{h_{P E_{1}}+h_{F E_{2}}}{h_{F E_{1}} h_{F E_{2}}}\right]+R_{E}} \times \\
& \left\{\left(e_{2}-e_{1}\right)+\left(\Delta V_{B E}+R_{s} \Delta I_{C o}\right)-\right. \\
& \left.\left(R_{s} I_{C O_{2}}+V_{E E}-V_{B E_{2}}-e_{2}\right) \frac{\left(R_{E_{1}}-R_{E_{2}}\right)}{2 R_{E E}}\right\}+ \\
& R_{L} \Delta I_{C O}(1)
\end{aligned}
$$


(a)

(b)

Fig. 3a. Basic circuit for differential amplifier with (b) its approximate equivalent circuit.

Note that the expression contains four terms. The first is the desired output and is proportional to the difference between the input voltages $e_{1}$ and $e_{2}$.

The second is the output due to differences in $V_{B E}$ and $I_{C O}$ between $T_{1}$ and $T_{2}$. In order for this to be zero, $V_{B E_{1}}$ and $V_{B E_{2}}$ must be equal, $I_{c 0_{1}}$ and $I_{c O_{2}}$ must be equal, and they must remain equal with variations in ambient temperature.

The third term is the error voltage and always appears in the output of a differential amplifier. If $R_{E_{1}}$ and $R_{E_{2}}$ are parts of a potentiometer connected between the emitters of the two transistors, the potentiometer may be adjusted to produce zero differential output for zero input at any reference temperature. That is, the dc balance is obtained at a particular temperature if

$$
\begin{equation*}
\Delta V_{B E}+R_{\Sigma} \Delta I_{C O}=\frac{V_{E E}}{2 R_{E E}}\left(R_{E_{1}}-R_{E_{2}}\right), \tag{2}
\end{equation*}
$$

assuming that $V_{E E} \gg R_{S} I_{C O_{2}}-V_{B E_{2}}$.
Any drift of the output after balance will be due to an unequal variation of $V_{B E}$ and $I_{c o}$, and unequal junction temperatures between the transistors. The junction temperatures of the transistors may be made approximately equal by mounting the transistors in a simple heat sink.

For reasonable values of $R_{L}$, the fourth term of Eq. 1, i.e., $R_{L} \Delta I_{c o}$, usually may be neglected for silicon transistors.
The above holds true if $R_{S_{1}}$ and $R_{s_{2}}$ are equal. If they are not, then (1) becomes

$$
\begin{align*}
& e_{O_{1}}-e_{O_{2}}=\frac{2 R_{L}}{\frac{R_{S_{2}}}{h_{F E_{2}}}+\frac{R_{s_{1}}}{h_{F E_{1}}}+R_{E}} \times \\
& \left\{\begin{array}{l}
\left(e_{2}-e_{1}\right)+\left(\Delta V_{B E}+\Delta R_{S} I_{C O}\right)
\end{array}\right.  \tag{3}\\
& -\left[R_{S_{2}} I_{C o_{2}}+V_{E E}-V_{B E_{2}}-e_{2}\right]
\end{align*}
$$

$$
\left.\left[\frac{R_{E_{1}}-R_{E_{2}}}{2 R_{E E}}+\frac{R_{S_{1}}}{\frac{h_{F E_{1}}}{2 R_{E E}}-\frac{R_{S_{2}}}{h_{P E_{2}}}}\right]\right\},
$$

assuming that $\frac{R_{S_{2}}}{h_{F E_{2}}}+R_{E_{2}} \ll 2 R_{E E}$.
In order to balance the output with zero input,

$$
\begin{align*}
& \Delta V_{B E}+\Delta R_{S} I_{c o}=\frac{V_{E E}}{2 R_{E E}} \\
& \quad\left(R_{E_{1}}-R_{E_{2}}+\frac{R_{S_{1}}}{h_{F E_{1}}}-\frac{R_{S_{2}}}{h_{F E_{2}}}\right) \tag{4}
\end{align*}
$$

The $V_{B E}$ of silicon transistors decreases as temperature is increased. Fig. 4 is a plot of $V_{B E}$ vs temperature of four 2N861 Silicon Precision Alloy Transistors (SPAT*). $\Delta V_{B E}$ is the magnitude of the maximum observed difference in $V_{B E}$ between any two of the transistors. If $\Delta V_{B E}$ remains constant throughout the temperature range, then the differential output due to difference in $V_{B E}$ will have a constant value different from zero. As shown in Fig. 4, $\Delta V_{B E}$ increases by approximately 1 mv between -25 C and +125 C . The effect of $\Delta V_{B E}$ may be made small by adjusting the emitter balance potentiometer so that zero differential output is obtained at any particular temperature. The output then will remain essentially constant through-


Fig. 4a. Variation in $V_{B E}$ with temperature for four 2N861 silicon transistors. (b) $\Delta V_{B E}$ is the magnitude of the maximum observed difference in $V_{B E}$ for any two of the transistors.

## (2)

out the temperature range, differing from zero only by the relatively small change in $\Delta V_{B E}$ of approximately $6 \mu \mathrm{~V} / \mathrm{C}$.

It should be noted that a difference of 0.01 C between the junction temperatures of the transistors results in an equivalent input drift of approximately $20 \mu \mathrm{~V}$, even for a perfectly matched pair of transistors. If the junction temperatures of the two transistors are held approximately equal by using an adequate heat sink, the drift of the amplifier can be reduced appreciably.

## Common Mode Rejection Depends on $V_{B E}$ Match

Common mode rejection (CMR) may be defined as the ratio of the magnitude of the smaller input signal to the magnitude of the output signal. CMR exhibits the following
relationship (derivation is included in Part 2 of this article):

$$
\begin{equation*}
C M R \geqslant \frac{V_{E E}}{\Delta V_{B E}+\Delta R_{R} I_{C O}} . \tag{5}
\end{equation*}
$$

Eq. (5) will hold true under balanced conditions, i.e., if Eq. (4) is satisfied. Eq. (5) also signifies that for any particular mismatch in transistor parameters a desired common-mode rejection may be obtained by selecting $V_{E E}$ for the desired rejection.

The differential gain of the amplifier stage is:

$$
\begin{equation*}
G_{d}=\frac{2 R_{1}}{\frac{R_{\Sigma_{2}}}{h_{F E_{2}}}+\frac{R_{S_{1}}}{h_{F E_{1}}}+R_{E}} . \tag{6}
\end{equation*}
$$

## Derivations of Differential Output Voltage And Common-Mode Rejection

Derivations of differential output voltage and commonmode rejection are given here.


The approximate equivalent circuit of the differential amplifier is shown. The differential output voltage is $e_{O_{1}}-e_{O_{2}}$. The output voltage $\left(e_{O_{1}}\right)$ of $T_{1}$ is:

$$
\begin{aligned}
& e_{o_{1}}=\frac{R L}{\frac{R_{S}\left(h_{F E_{1}}+h_{F E_{2}}\right)}{h_{F E_{1}} h_{F E_{2}}}+R_{E}} \\
& \left\{\left(e_{2}-e_{1}\right)+\Delta V_{B E}+R_{S} \Delta I_{C O}\right. \\
& \left.\frac{R_{E \cdot}}{R_{E E}}\left[e_{1}+V_{B E_{1}}-R_{S} I_{C O_{1}}-V_{E E}\right]\right\} \\
& +I_{C O_{1}} R_{L}-V_{C C}
\end{aligned}
$$

where $R_{E_{1}}=R_{E_{1}}^{\prime}+r_{e_{1}}$;
$R_{E_{2}}=R_{E_{2}^{\prime}}+r_{e_{2}} ;$
$R_{E}=R_{E_{1}}+R_{E_{2}} ;$
$\Delta V_{B E}=V_{B E_{2}}-V_{B E_{1}} ; \Delta I_{C O}=I_{C O_{1}}-I_{C O_{2}} ;$
and assuming that:
$\left(h_{F E}+1\right) \approx h_{F E} ;$
$R_{s}=R_{S_{1}}=R_{S_{2}} ;$
$R_{L}=R_{L_{1}}=R_{L_{2}} ;$
$R_{E E} \gg R_{B}+R_{S} ;$
$\frac{R_{E_{2}}}{2 R_{E E}} \ll 1$.
A similar expression is obtained for the output voltage $\left(e_{O_{2}}\right)$ of $T_{2}$. The differential output voltage $\left(e_{O_{1}}-e_{O_{2}}\right)$ is:

$$
\begin{aligned}
& e_{O_{1}}-e_{O_{2}}=\frac{2 R_{L}}{R_{S}\left(\frac{h_{F E_{1}}+h_{F E_{2}}}{h_{F E_{1}} h_{F E_{2}}}\right)+R_{E}} \\
& \left\{\left(e_{2}-e_{1}\right)+\left(\Delta V_{B E}+R_{S} \Delta I_{C O}\right)-\left[R_{S} I_{C O_{2}}\right.\right. \\
& \left.\left.+V_{E E}-V_{B E_{2}, 2}-e_{2}\right]\left[\frac{R_{E_{1}}-R_{E_{2}}}{2 R_{E E}}\right]\right\}+R_{L} \Delta I_{C O}
\end{aligned}
$$

## Common Mode Rejection

## Depends on $V_{B E}$ Match

Common mode rejection (CMR) may be defined as the ratio of the magnitude of the smaller input signal to the magnitude of the output signal. It may be derived as follows:

$$
\text { If } \begin{aligned}
\left(\Delta V_{B E}+\Delta R_{:} I_{C O}\right)-\frac{V_{E E}}{2 R_{E E}}( & R_{E_{1}}-R_{E_{2}} \\
& \left.+\frac{R_{S_{1}}}{h_{F E_{1}}}-\frac{R_{\Sigma_{2}}}{h_{F E_{2}}}\right)
\end{aligned}
$$

is adjusted to zero, thus satisfying Eq. 4
the differential output is

$$
\begin{align*}
& \left(e_{O_{1}}-e_{O_{2}}\right)=\frac{R_{L}}{R_{E E}}\left[2\left(e_{2}-e_{1}\right)\left(\frac{1+G_{2}}{G_{1}+G_{2}}\right)\right. \\
& \left.+e_{2}\left(\frac{G_{1}-G_{2}}{G_{1}+G_{2}}\right)\right] \tag{3}
\end{align*}
$$

where

$$
G_{1}=\frac{R_{E E}}{R_{E_{1}}+\frac{R_{S_{1}}}{\not \mu_{F E_{1}}}} \text { and } G_{2}=\frac{R_{E E}}{R_{E_{2}}+\frac{R_{S_{2}}}{h_{F E_{2}}}}
$$

TRANSISTOR direct-coupled differentia. amplifiers can be an efficient means of amplifying low-level, low-frequency signals.

Fig. 1 shows the single stage, three-transistor, direct-coupled differential amplifier. In order to insure that $R_{E E} \gg R_{S}$ and $R_{\dot{B}}$, the effective $R_{E E}$ is simulated by the output resistance of $T_{3}$ and is connected to the emitters of $T_{1}$ and $T_{2}$ through the $100-\mathrm{ohm}$ potentiometer. The effective value of $R_{E E}$ is obtained by calculating the output resistance of the stage containing $T_{3}$. For the particular transistor used as $T_{3}$, the effective value of $R_{E E}$ was found to be approximately 30 K . $T_{1}$ and $T_{2}$ were mounted as close together as possible in a transistor clip* that is designed to keep the temperatures of the two TO-18 transistor cases equal. This clip maintains the junctions of the two transistors at

```
*Atlee Corp. Part No. 100-300-1-9
*)
```



Fig. 1. A single-stage, three transistor, direct-coupled differential amplifier.
approximately the same temperature. The dc drift of the experimental amplifier was measured at the output terminals for a temperature variation from +25 C to +125 C . At the elevated temperature the output drift was 7.5 mv , which corresponds to an equivalent input drift of $4.5 \mu \mathrm{v}$ per deg C. Referring to Fig. 4 in the first part of this article ( $E D$, Aug. 2, p 72) it is noted that the maximum change in $\Delta V_{B B}$ for a random group of 2N861's over this temperature range is approximately 0.6 mv , or $6 \mu \mathrm{v} / \mathrm{deg} \mathrm{C}$. The fact that the measured dc drift with ambient temperature variations was $4.5 \mu \mathrm{v} / \mathrm{deg} \mathrm{C}$ indicates the efficiency of the clip in maintaining the transistor junctions at the same temperature.

Fig. 2 shows the frequency response of the experimental amplifier at +25 C and at +125 C . The low frequency voltage gain of the stage is 45 db at both ambient temperatures. The response at +25 C is 3 db down at 40 kc , decreasing at a rate of 8 db per octave to unity gain at 4 mc . The response at +125 C is 3 db down at 35 kc and is within 2 db of the room temperature response at the higher frequencies.

For the transistors used in the experimental amplifier,

$$
\begin{aligned}
& h_{P E_{1}}=44, \\
& R_{S_{1}}=1 \mathrm{~K}+700=1700, \\
& h_{P R_{2}}=42, \\
& R_{s_{2}}=1 \mathrm{~K}+460=1460 .
\end{aligned}
$$

Remembering that $R_{E}$ includes the dynamic emitter resistances ( $k T / q I_{E}$ ),

$$
R_{B}=100+26+26=152
$$




Fig. 2. Response of experimental amplifier at 25 C and 125 C . Low frequency voltage gain is 45 db at both ambients. Response is 3 db down at 40 kc and 35 kc respectively, for the 25 C and $125-\mathrm{C}$ curves.

The differential gain, therefore, is:

$$
\begin{aligned}
& G_{d}=\frac{2 R_{L}}{\frac{R_{s_{1}}}{h_{F E_{1}}}+\frac{R_{s_{2}}}{h_{F E_{2}}}+R_{E}} \\
&=\frac{44 \mathrm{~K}}{226}=194=45.8 \mathrm{db}
\end{aligned}
$$

This is in agreement with the measured differential gain of 45 db .

## Measured CMR Agrees <br> With Calculated Value

The common-mode rejection of the experimental amplifier at 1000 cps was measured as 8000 , or 78 db , and linear amplification was obtained up to approximately 20 v peak-to-peak output signal. For the particular transistors used in the amplifier, $\Delta V_{B E}$ was measured as 7.5 mv at the operating conditins of

$$
\begin{aligned}
& V_{C E}=-6 b^{\prime} \\
& I_{E}=+1.0 \mathrm{ma} .
\end{aligned}
$$

Since the current source $T_{3}$ supplies the total emitter current of 2.0 ma through the offective value of

$$
R_{E E}=30 \mathrm{~K},
$$

the effective value of $+V_{E B}$ in the experimental amplifier is $(2.0 \mathrm{ma})(30 \mathrm{~K})=60 \mathrm{v}$.

The calculated $C M R$, therefore, is:
$C M R=\frac{V_{E E}(\text { effective })}{V_{B E}}=\frac{60}{7.5 \times 10^{-3}}=8000$.
Again, this is in excellent agreement with the experimental results obtained.

The experimental direct-coupled differential amplifier described here is indicative of the performance that may be obtained by the use of proper design techniques. The performance of the amplifier is in excellent agreement with the design equations developed.

The design equations also are useful in determining the desirable transistor arameters for differential amplifier applications. Eq. (1) shows that the common mode rejection is proportional to the degree to which the base-to-emitter voltages are matched at the desired operating point. Eq. (2) shows that, while a high dc current gain ( $h_{F E}$ ) is desirable, the differential gain is insensitive to differences between $h_{F E_{1}}$ and $h_{F E_{2}}$. For high differential gain, the source resistance should be low. In addition, Eq. (2) implies an inverse dependence of the differential gain on the $V_{B E}$ match between units. For high gain, $R_{E}$ should be small. However, the minimum value of the potentiometer connetted between the emitters of $T_{1}$ and $T_{2}$ is equal to $\Delta V_{B E}(\max )$ divided by the emitter current of one transistor.


# Designing Transistorized Differential Amplifiers 

Equations are developed and techniques discussed for the design of transistorized, direct-coupled differential amplifiers having good dc stability and high common mode rejection. In a second and concluding article the performance of an experimental amplifier designed with the recommended procedures will be discussed.


Fig. 1. Direct coupled differential amplifier. Forward bias is applied to emitters of differential transistors through T 3 , biased as common-base current source.
W. W. M. DeMatteis and J. W. Halligan Philco Corp.
Lansdale Div, Lansdale, Pa.

AN EFFICIENT method of amplifying low-level, low-frequency signals is by a transistorized, direct-coupled differential amplifier. Design procedures for such an amplifier are given here, along with techniques for designing a device capable of amplifying very low frequency signals of less than 1 mv .

Convential amplitiers often cannot be used because extraneous signals introduced. by ambient temperature variations and poorly regulated supply voltages limit the minimum signal. Although modulation techniques have been used to surmount this difficulty, they sometimes introduce problems more serious than those encountered in straight dc amplification.

Two primary considerations in the design of a differential amplifier capable of amplifying very low frequency signals are:

- A high degree of dc stability.
- A high common-mode rejection.

A transistorized amplifier suitable for amplifying very low frequency signals must possess a high degree of dc stability. This is necessary if the amplifier is to amplify adequately true inputs while rejecting extraneous dc signals introduced by temperature variations and other undesirable effects. In a properly designed differential amplifier, the output signal is proportioned to the difference between input signals. Variations in environmental conditions intro-
duces equivalent signals at both input terminals that are cancelled in the output.

Well-matched transistors are required for high dc stability. The simple differential amplifier circuit shown in Fig. 1, with one of its input terminals maintained at ground potential, inherently possesses a high degree of dc stability.

## High Common-Mode Rejection <br> Is a Major Requirement

The differential amplifier circuit has further utility in that two isolated input terminals are available. It thus is useful in providing an output proportional to the small difference between two very large signals. The degree to which the amplifier performs this function is indicated by the quantity "common mode rejection." This is a measure of the ability of the amplifier to reject a signal common to both its input terminals.

In addition to a high degree of dc stability and a high common mode rejection, it is also desirable that both the input and output terminals be at zero dc potential. Several differential amplifiers then can be conveniently cascaded to provide very high gain dc amplifiers. Also, the fact that both input and output terminals are at the same potential will allow the introduction of heavy dc feedback between output and input. This configuration is particularly suited to such applications as operational amplifiers.

Referring to the circuit of Fig. 1, several comments can be made regarding the general procedure for designing the de bias networks. To obtain a high gain per differential stage, the load resistors should be relatively large. Also, the input impedance appearing at input 1 with input 2 shorted to ground is approximately twice the input impedance of a single common-emitter amplifier at the same operating point conditions. Therefore, to obtain a relatively high input impedance and to allow the use of high load resistance with reasonable values of supply voltage, the differential amplifier transistors should be biased at relatively low values of current.

## Silicon Transistors

## Provide Stable Operation

The use of silicon transistors allows extremely stable operation-even at elevated temperatures-at emitter currents of the
order of $100 \mu$ a or less per transistor. So that the input terminals will be at ground potential, the required forward bias must be applied to the emitter terminals of the respective units. For a high common mode rejection the impedance between the emitters and ground should be extremely high.

Thus, the emitter bias current should be supplied from a current source. This is done readily through the use of a third transistor in the emitter circuits. It is biased as a common-base current source so that the effective impedance seen from the emitters of the differential transistors is the very high output impedance of a common-base transistor.

The emitter bias current is applied to the emitters through a small potentiometer connected between the emitters of the two differential transistors. This permits adjustments of minor imbalance between the transistors or other components.

For true differential operation the base of each transistor in a differential circuit should see approximately the same resistance. Generally, no matching of source resistance is required for values of less than several thousand ohms if silicon transistors are used in the amplifier.

For higher values of source resistance, however, the source resistance seen at each input terminal should be well matched. Since the base-to-collector reverse saturation and leakage current ( $I_{\text {сво }}$ ) of each transistor flows in its respective source resistance, it introduces a small voltage that appears as an input signal to each transistor. However, for silicon transistors with extremely low $I_{\text {cBo }}$ 's, the effect is negligible for source resistances of less than several thousand ohms.

In the circuit of Fig. 1, an output signa! proportional to the difference between the signals appearing at each input is available at each collector. However, these output signals are 180 deg out of phase with each other. Consequently, an additional gain of two can be realized in the amplifier by defining the output as the difference signal appearing between the collector of transistor 1 and the collector of transistor 2.

The use of a double-ended output has the added advantage that any difference in the small signal gain between transistor 1 and transistor 2 is cancelled in the output.


Fig. 2. Multi-stage differential amplifier using complementary transistors to permit both input and output terminals to be biased at ground potential. Stages thus can be cascaded for high gain.

Input, Output at Zero DC Potential: Why and How

Since the base of each transistor in the differential circuit has been established at ground potential, the collector of each transistor is, of necessity, not at ground potential for proper biasing. Thus, if the differential amplifier circuit contains only a single stage of amplification, a voltage translation network must be introduced in order to return the output terminals to ground potential under zero input-signal conditions.

For single-ended output this may be accomplished either by a passive resistor network translating the voltage to ground potential, or by an emitter follower circuit. However, if more than one differential stage of amplification is required, the necessary voltage translation is much more easily accomplished by constructing the second stage from a complementary type of transistor.

This second stage also is a differential amplifier and the double-ended output of the first stage can be used to drive the second stage directly. The technique of voltage translation via complementary transistors is illustrated in a three-stage differential amplifier circuit, Fig. 2. Here the input stage uses pnp transistors and the second stage uses npn transistors.

The stages are direct-coupled. By using differential amplifiers in both stages, imbalance between the units in the first stage is attenuated by the common-mode rejec-
tion of the input circuits in the second stage. The third stage is a pnp transistor used as an emitter-follower to a single-ended output.

Use of complementary-type transistors in alternating stages allows both the input and output terminals to be readily biased at ground potential. The technique is applicable to any number of cascaded stages, alternating the type of transistor in each successive stage.

After several stages of differential amplification the signal is at a sufficiently high level so that single-ended outputs may be used from either side of the last differential amplifier. For most direct-coupled amplifier applications a very low output impedance is desirable. Therefore, the final stage in any such multistage differential amplifier is usually an emitter-follower circuit.

In a derivation section, included with the second part of this article in the next issue, the differential output voltage for the circuit of Fig. 3 is shown to be:

$$
\begin{aligned}
& e_{O_{1}}-e_{O_{2}}=\frac{2 R_{L}}{R_{s}\left[-\frac{h_{F E_{1}}+h_{F E_{2}}}{h_{F E_{1}} h_{P E_{2}}}\right]+R_{E}} \times \\
& \left\{\left(e_{2}-e_{1}\right)+\left(\Delta V_{B E}+R_{s} \Delta I_{C o}\right)-\right. \\
& \left.\left(R_{s} I_{C O_{2}}+V_{E E}-V_{B E_{2}}-e_{2}\right) \frac{\left(R_{E_{1}}-R_{E_{2}}\right)}{2 R_{E E}}\right\}+ \\
& R_{L} \Delta I_{C O}
\end{aligned}
$$


(a)

(b)

Fig. 3a. Basic circuit for differential amplifier with (b) its approximate equivalent circuit.

Note that the expression contains four terms. The first is the desired output and is proportional to the difference between the input voltages $e_{1}$ and $e_{2}$.

The second is the output due to differences in $V_{B E}$ and $I_{C O}$ between $T_{1}$ and $T_{2}$. In order for this to be zero, $V_{B E_{1}}$ and $V_{B E_{2}}$ must be equal, $I_{c o_{1}}$ and $I_{c o_{2}}$ must be equal, and they must remain equal with variations in ambient temperature.
The third term is the error voltage and always appears in the output of a differential amplifier. If $R_{E_{1}}$ and $R_{E_{2}}$ are parts of a potentiometer connected between the emitters of the two transistors, the potentiometer may be adjusted to produce zero differential output for zero input at any reference temperature. That is, the dc balance is obtained at a particular temperature if
$\Delta V_{B E}+R_{B} \Delta I_{c o}=\frac{V_{E E}}{2 R_{E E}}\left(R_{E_{1}}-R_{E_{2}}\right)$,
assuming that $V_{E E} \gg R_{S} I_{C O_{2}}-V_{B E_{2}}$.
Any drift of the output after balance will be due to an unequal variation of $V_{B E}$ and $I_{c o}$, and unequal junction temperatures between the transistors. The junction temperatures of the transistors may be made approximately equal by mounting the transistors in a simple heat sink.

For reasonable values of $R_{L}$, the fourth term of Eq. 1, i.e., $R_{L} \Delta I_{c o}$, usually may be neglected for silicon transistors.
The above holds true if $R_{s_{1}}$ and $R_{s_{2}}$ are equal. If they are not, then (1) becomes

$$
\begin{align*}
& e_{O_{1}}-e_{O_{2}}=\frac{2 R_{L}}{\frac{R_{s_{2}}}{h_{F E_{2}}}+\frac{R_{S_{1}}}{h_{F E_{1}}}+R_{E}} \times \\
& \left\{\begin{array}{c}
\left(e_{2}-e_{1}\right)+\left(\Delta V_{B E}+\Delta R_{S} I_{C O}\right) \\
-\left[R_{S_{2}} I_{C O_{2}}+V_{E E}-V_{B E_{2}}-e_{2}\right]
\end{array}\right. \tag{3}
\end{align*}
$$

$$
\left.\left[\frac{R_{E_{1}}-R_{E_{2}}}{2 R_{E E}}+\frac{R_{S_{1}}}{\frac{h_{F E_{1}}}{2 R_{E E}}-\frac{R_{S_{2}}}{h_{P E_{2}}}}\right]\right\}
$$

assuming that $\frac{R_{S_{2}}}{h_{F E_{2}}}+R_{E_{2}} \ll 2 R_{E E}$.
In order to balance the output with zero input,

$$
\begin{align*}
& \Delta V_{B E}+\Delta R_{8} I_{c o}=\frac{V_{E E}}{2 R_{E E}} \\
& \quad\left(R_{E_{1}}-R_{E_{2}}+\frac{R_{S_{1}}}{h_{F E_{1}}}-\frac{R_{S_{2}}}{h_{F E_{2}}}\right) \tag{4}
\end{align*}
$$

The $V_{B E}$ of silicon transistors decreases as temperature is increased. Fig. 4 is a plot of $V_{B E}$ vs temperature of four 2 N 861 Silicon Precision Alloy Transistors (SPAT*). $\Delta V_{B E}$ is the magnitude of the maximum observed differènce in $V_{B E}$ between any two of the transistors. If $\Delta V_{B E}$ remains constant throughout the temperature range, then the differential output due to difference in $V_{B E}$ will have a constant value different from zero. As shown in Fig. 4, $\Delta V_{B E}$ increases by approximately 1 mv between -25 C and +125 C . The effect of $\Delta V_{B E}$ may be made small by adjusting the emitter balance potentiometer so that zero differential output is obtained at any particular temperature. The output then will remain essentially constant through-


Fig. 4a. Variation in $V_{B E}$ with temperature for four 2N861 silicon transistors. (b) $\Delta V_{B E}$ is the magnitude of the maximum observed difference in $V_{B E}$ for any two of the transistors.

## 

out the temperature range, differing from zero only by the relatively small change in $\Delta V_{B E}$ of approximately $6 \mu \mathrm{~V} / \mathrm{C}$.

It should be noted that a difference of 0.01 C between the junction temperatures of the transistors results in an equivalent input drift of approximately $20 \mu \mathrm{v}$, even for a perfectly matched pair of transistors. If the junction temperatures of the two transistors are held approximately equal by using an adequate heat sink, the drift of the amplifier can be reduced appreciably.

## Common Mode Rejection

Depends on $V_{B E}$ Match
Common mode rejection (CMR) may be defined as the ratio of the magnitude of the smaller input signal to the magnitude of the output signal. CMR exhibits the following
relationship (derivation is included in Part 2 of this article):

$$
\begin{equation*}
C M R \geqslant \frac{V_{E E}}{\Delta V_{B E}+\Delta R_{B} I_{C O}} \tag{5}
\end{equation*}
$$

Eq. (5) will hold true under balanced conditions, i.e., if Eq. (4) is satisfied. Eq. (5) also signifies that for any particular mismatch in transistor parameters a desired common-mode rejection may be obtained by selecting $V_{E E}$ for the desired rejection.

The differential gain of the amplifier stage is:

$$
\begin{equation*}
G_{d}=\frac{2 R_{1}}{\frac{R_{\varepsilon_{2}}}{h_{F E_{2}}}+\frac{R_{S_{1}}}{h_{r s_{1}}}+R_{R}} \tag{6}
\end{equation*}
$$

## Derivations of Differential Output Voltage And Common-Mode Rejection

Derivations of differential output voltage and commonmode rejection are given here.


The approximate equivalent circuit of the differential amplifier is shown. The differential output voltage is $e_{O_{1}}-e_{O_{2}}$. The output voltage $\left(e_{O_{1}}\right)$ of $T_{1}$ is:

$$
\begin{aligned}
& e_{O_{1}}=\frac{R L}{\frac{R L}{R_{S}\left(h_{F E_{1}}+h_{F E_{2}}\right)}} \frac{h_{F E_{1}} h_{F E_{2}}}{}+R_{E} \\
& \\
& \left\{\left(e_{2}-e_{1}\right)+\Delta V_{B E}+R_{S} \Delta I_{C O}\right. \\
& \left.\frac{R_{E_{2}}}{R_{E E}}\left[e_{1}+V_{B E_{1}}-R_{S} I_{C 0_{1}}-V_{E E}\right]\right\} \\
& +I_{C o_{1}} R_{L}-V_{C C}
\end{aligned}
$$

where $R_{E_{1}}=R_{E_{1}}^{\prime}+r_{e_{1}}$;
$R_{E_{2}}=R_{E_{2}^{\prime}}^{\prime}+r_{e_{2}} ;$
$R_{E}=R_{E_{1}}+R_{E_{2}} ;$
$\Delta V_{B E}=V_{B E_{2}}-V_{B E_{1}} ; \Delta I_{C O}=I_{C O_{1}}-I_{C O_{2}} ;$
and assuming that:
$\left(h_{F E}+1\right) \approx h_{F E} ;$
$R_{S}=R_{S_{1}}=R_{S_{2}} ;$
$R_{L}=R_{L_{1}}=R_{L_{2}} ;$
$R_{E E} \gg R_{E}+R_{S} ;$
$\frac{R_{E_{2}}}{2 R_{E E}} \ll 1$.
A similar expression is obtained for the output voltage $\left(e_{O_{2}}\right)$ of $T_{2}$. The differential output voltage $\left(e_{O_{1}}-e_{o_{2}}\right)$ is:

$$
\begin{aligned}
& e_{O_{1}}-e_{O_{2}}=\frac{2 R_{L}}{R_{S}\left(\frac{h_{F E_{1}}+h_{F E_{2}}}{h_{F E_{1}} h_{F E_{2}}}\right)+R_{E}} \\
& \left\{\left(e_{\underline{2}}-e_{1}\right)+\left(\Delta V_{B E}+R_{S} \Delta I_{C O}\right)-\left[R_{S} I_{C O_{2}}\right.\right. \\
& \left.\left.+V_{E E}-V_{B E_{2}}-e_{2}\right]\left[\frac{R_{E_{1}}-R_{E_{2}}}{2 R_{E E}}\right]\right\}+R_{L} \Delta I_{G O} .
\end{aligned}
$$

## Common Mode Rejection

Depends on $V_{B E}$ Match
Common mode rejection (CMR) may be defined as the ratio of the magnitude of the smaller input signal to the magnitude of the output signal. It may be derived as follows:

$$
\text { If } \begin{aligned}
\left(\Delta V_{B E}+\Delta R_{S} I_{C O}\right)-\frac{V_{E E}}{2 R_{E E}}( & R_{E_{1}}-R_{E_{2}} \\
& \left.+\frac{R_{S_{1}}}{h_{F E_{1}}}-\frac{R_{S_{2}}}{h_{F E_{2}}}\right)
\end{aligned}
$$

is adjusted to zero, thus satisfying Eq. 4
the differential output is
$\left(e_{O_{1}}-e_{O_{2}}\right)=\frac{R_{L}}{R_{E E}}\left[2\left(e_{2}-e_{1}\right)\left(\frac{1+G_{2}}{G_{1}+G_{2}}\right)\right.$
$\left.+e_{2}\left(\frac{G_{1}-G_{2}}{G_{1}+G_{2}}\right)\right]$,
where
$G_{1}=\frac{R_{E E}}{R_{E_{1}}+\frac{R_{S_{1}}}{\mu_{F E_{1}}}}$ and $G_{2}=\frac{R_{E E}}{R_{E_{2}}+\frac{R_{S_{2}}}{h_{F E_{2}}}}$
The first term of Eq. 6 is proportional to the desirable differential gain, and the second term is proportional to the undesirable com-mon-mode gain. The common-mode rejection is the ratio of the differential gain to the common-mode gain, so that

$$
\begin{aligned}
C M R= & \frac{2\left(1+G_{2}\right)}{G_{1}-G_{2}} \\
& =\frac{2\left(R_{E E}+\frac{R_{S_{2}}}{h_{F E_{2}}}+R_{E 2_{2}}\right)}{\left(\frac{R_{N_{2}}}{h_{F E_{2}}}+R_{E_{2}}\right)-\left(\frac{R_{S_{1}}}{h_{F E_{1}}}+R_{E_{1}}\right)} \cdot(4)
\end{aligned}
$$

It may safely be assumed that

$$
R_{E_{2}} \div \frac{R_{S_{2}}}{h_{F E_{2}}} \ll R_{E E}
$$

If Eq. 4 now is substituted into Eq. 4 (above), the expression for commonmode rejection becomes:

$$
C M R \geqslant \frac{V_{E R}}{\Delta V_{B E}+\Delta R_{S} I_{C O}}
$$

TRANSISTOR direct-coupled differentia. amplifiers can be an efficient means of amplifying low-level, low-frequency signals.

Fig. 1 shows the single stage, three-transistor, direct-coupled differential amplifier. In order to insure that $R_{E E} \gg R_{s}$ and $R_{\mathcal{S}}$, the effective $R_{E E}$ is simulated by the output resistance of $T_{3}$ and is connected to the emitters of $T_{1}$ and $T_{2}$ through the $100-\mathrm{ohm}$ potentiometer. The effective value of $R_{E E}$ is obtained by calculating the output resistance of the stage containing $T_{3}$. For the particular transistor used as $T_{3}$, the effective value of $R_{E E}$ was found to be approximately 30 K . $T_{1}$ and $T_{2}$ were mounted as close together as possible in a transistor clip* that is designed to keep the temperatures of the two T0-18 transistor cases equal. This clip maintains the junctions of the two transistors at


Fig. 1. A single-stage, three transistor, direct-coupled differential amplifier.
approximately the same temperature. The dc drift of the experimental amplifier was measured at the output terminals for a temperature variation from +25 C to +125 C . At the elevated temperature the output drift was 7.5 mv , which corresponds to an equivalent input drift of $4.5 \mu \mathrm{v}$ per deg C. Referring to Fig. 4 in the first part of this article ( $E D$, Aug. $2, \mathrm{p} 72$ ) it is noted that the maximum change in $\Delta V_{B E}$ for a random group of 2N861's over this temperature range is approximately 0.6 mv , or $6 \mu \mathrm{v} / \mathrm{deg} \mathrm{C}$. The fact that the measured dc drift with ambient temperature variations was $4.5 \mu \mathrm{v} / \mathrm{deg} \mathrm{C}$ indicates the efficiency of the clip in maintaining the transistor junctions at the same temperature.

Fig. 2 shows the frequency response of the experimental amplifier at +25 C and at +125 C. The low frequency voltage gain of the stage is 45 db at both ambient temperatures. The response at +25 C is 3 db down at 40 kc , decreasing at a rate of 8 db per octave to unity gain at 4 mc . The response at +125 C is 3 db down at 35 kc and is within 2 db of the room temperature response at the higher frequencies.

For the transistors used in the experimental amplifier,

$$
\begin{aligned}
& h_{F E_{1}}=44, \\
& R_{s_{1}}=1 \mathrm{~K}+700=1700, \\
& h_{F E_{2}}=42, \\
& R_{s_{2}}=1 \mathrm{~K}+460=1460 .
\end{aligned}
$$

Remembering that $R_{R}$ includes the dynamic emitter resistances ( $k T / q I_{E}$ ),

$$
R_{E}=100+26+26=152
$$




Fig. 2. Response of experimental amplifier at 25 C and 125 C . Low frequency voltage gain is 45 db at both ambients. Response is 3 db down at 40 kc and 35 kc re. spectively, for the 25 . C and 125-C curves.

The differential gain, therefore, is:

$$
\begin{aligned}
& G_{d}=\frac{2 R_{L}}{\frac{R_{s_{1}}}{h_{F E_{1}}}+\frac{R_{s_{2}}}{h_{F E_{2}}}+R_{E}} \\
&=\frac{44 \mathrm{~K}}{226}=194=45.8 \mathrm{db}
\end{aligned}
$$

This is in agreement with the measured differential gain of 45 db .

Measured CMR Agrees With Calculated Value

The common-mode rejection of the experimental amplifier at 1000 cps was measured as 8000 , or 78 db , and linear amplification was obtained up to approximately 20 v peak-to-peak output signal. For the particular transistors used in the amplifier, $\Delta V_{B E}$ was measured as 7.5 mv at the pperating conditions of

$$
\begin{aligned}
& V_{C E}=-6 \mathrm{v} \\
& I_{E}=+1.0 \mathrm{ma}
\end{aligned}
$$

Since the current source $T_{3}$ supplies the total emitter current of 2.0 ma through the effective value of

$$
R_{E E}=30 \mathrm{~K},
$$

the effective value of $+V_{E E}$ in the experimental amplifier is $(2.0 \mathrm{ma})(30 \mathrm{~K})=60 \mathrm{v}$.

The calculated $C M R$, therefore, is:

$$
C M R=\frac{V_{E E}(\text { effective })}{V_{B E}}=\frac{60}{7.5 \times 10^{-3}}=8000
$$

Again, this is in excellent agreement with the experimental results obtained.

The experimental direct-coupled differential amplifier described here is indicative of the performance that may be obtained by the use of proper design techniques. The performance of the amplifier is in excellent agreement with the design equations developed.

The design equations also are useful in determining the desirable transistor parameters for differential amplifier applications. Eq. (1) shows that the common mode rejection is proportional to the degree to which the base-to-emitter voltages are matched at the desired operating point. Eq. (2) shows that, while a high dc current gain ( $h_{F E}$ ) is desirable, the differential gain is insensitive to differences between $h_{F E_{1}}$ and $h_{F_{2}}$. For high differential gain, the source resistance should be low. In addition, Eq. (2) implies an inverse dependence of the differential gain on the $V_{B E}$ match between units. For high gain, $R_{E}$ should be small. However, the minimum value of the potentiometer connected between the emitters of $T_{1}$ and $T_{2}$ is equal to $\Delta V_{B E}(\max )$ divided by the emitter current of one transistor.



4

## CORRELATION BETWEEN

## THE BASE-EMITTER VOLTAGE AND

 ITS TEMPERATURE COEFFICIENTALFONS TUSZYNSKI 00757.5000
AMERICAN OPTICAL COMPANY INSTRUMENT DIVISION

Buffalo - New York

## A. INTRODUCTION

Transistors used in the first stage of DC Differential Amplifiers are frequently matched for current transfer ratio in an attempt to reduce the thermal drift of the amplifiers. In low impedance circuits, however, null stability is greatly affected by the temperature dependence of the base-emitter voltage ( $\mathrm{V}_{\mathrm{be}}$ ) and is limited by the degree of mismatch in the thermal coefficients of $V_{b e}$ of the two transistors used in the differential pairs.

This paper presents experimental evidence of correlation between the thermal coefficients of $\mathrm{V}_{\text {be }}$ and the actual value of $V_{b e}$, under specified conditions; and attempts to show that significant improvement in the null stability of DC amplifiers can be achieved by pairing transistors for $V_{b e}$ at a fixed temperature.

## B. THERMAL DRIFT IN TRANSISTORS

Transistor characteristics are notoriously sensitive to temperature variations; the greatest difficulties being caused by changes in:


Figure 1 - Operating currents in a transistor.

1. Collector cut-off current $\mathrm{I}_{\mathrm{co}}$
2. Current transfer ratio $h_{f e}$ or " $\beta$ "
3. Base-emitter voltage $\mathrm{V}_{\mathrm{be}}$

The effect of the various drift components, which may originate in different parts of an amplifier, is best expressed in terms of "equivalent input drift," defined as the input signal which will counterbalance the disturbing force. The thermal component of the equivalent input drift, representing the sum of errors due to variation in the ambient temperature of an amplifier, is called here the "thermal drift" ( $\mathrm{e}_{\mathrm{G} \theta}$ ) and is expressed in Volts per ${ }^{\circ} \mathrm{C}$. It is shown in the appendix that in the case of a single transistor

$$
\begin{equation*}
\mathrm{e}_{\mathrm{G} \theta} \approx\left(\Delta \mathrm{I}_{\mathrm{co}}-\mathrm{I}_{\mathrm{b}} \Delta \beta / \beta\right) \mathrm{R}_{\mathrm{G}}-\Delta \mathrm{V}_{\mathrm{be}} \tag{1}
\end{equation*}
$$

where $\triangle X$ denotes a change in parameter $X$ per ${ }^{\circ} C$, and $\mathrm{R}_{\mathrm{G}}$ represents the source impedance, as seen by the base of the transistor.


Figure 2 - Common emitter differential amplifier.

The common emitter differential amplifier, shown in skeleton form in Figure 2, is probably the most popular DC amplifier connection. Errors common to transistors $Q_{1}$ and $Q_{2}$ cancel out, so that the equivalent thermal drift of this circuit is, by repeated use of Equation 1:

$$
\begin{align*}
\mathrm{e}_{\mathrm{G} \theta} \approx & \left(\Delta \mathrm{I}_{\mathrm{c} 01}-\mathrm{I}_{\mathrm{b} 1} \Delta \beta_{1} / \beta_{1}\right) \mathrm{R}_{\mathrm{G} 1}-\Delta \mathrm{V}_{\mathrm{be} 1}- \\
& \left(\Delta \mathrm{I}_{\mathrm{c} 0}-\mathrm{I}_{\mathrm{b} 2} \Delta \beta_{2} / \beta_{2}\right) \mathrm{R}_{\mathrm{G} 2}-\Delta \mathrm{V}_{\mathrm{be} 2} \tag{2}
\end{align*}
$$

The collector cut-off current $\mathrm{I}_{\mathrm{co}}$ of good planar silicon transistors is, at 5 volts and $25^{\circ} \mathrm{C}$, of the order of a Nano Ampere, with a temperature coefficient of about 10 per cent per ${ }^{\circ} \mathrm{C}$; the actual value of this low current varies considerably from transistor to transistor, making $\Delta I_{\text {co } 1}-\Delta I_{\text {co } 2}$ roughly equal to the larger of the two increments.

To reduce the effects of variations in the current transfer ratio ( $\beta$ ), one selects transistors of good "betas" and operates them at relatively low collector currents ( $\mathrm{I}_{\mathrm{b}}$ in Equations 1 and 2 is approximately equal to the collector current divided by the transfer ratio). There are many types of silicon transistors which have current transfer ratios of 20 or more at collector currents of 50 micro Amperes. The thermal coefficient of beta depends on the temperature range, the collector current, beta itself, and the type of transistor, but seldom exceeds 1 per cent per ${ }^{\circ} \mathrm{C}$. The data shown in Graph 1, suggests that transistors of the same type and comparable betas have similar thermal coefficients of beta. The method of estimation of the probable value of the drift component due to changes in current transfer ratio, depends on the absolute and reiative values of $\mathrm{R}_{\mathrm{G} 1}$ and $\mathrm{R}_{\mathrm{G} 2}$, as well as the mismatch of the base currents. In the extreme case of source impedance mismatch $\left(\mathrm{R}_{\mathrm{G} 2}=0\right)$, it works out to be $10 \mathrm{R}_{\mathrm{G} 1}$ Nano Volts per ${ }^{\circ} \mathrm{C}$, at a collector current of 50 mic . Amperes and a transfer ratio of 25 , with a temperature coefficient of $1 / 2 \%$ per ${ }^{\circ} \mathrm{C}$.

The temperature coefficient of the base-emitter voltage is about 2 mill Volts per ${ }^{\circ} \mathrm{C}$. The tracking of the temperature coefficients of $\mathrm{V}_{\mathrm{be}}$ of two transistors of the same type is extremely good (better than 1 part in 50 ), reducing the probable value of $\Delta \mathrm{V}_{\mathrm{be} 1}-\Delta \mathrm{V}_{\mathrm{be} 2}$ to some 20 micro Volts per ${ }^{\circ} \mathrm{C}$.

$$
000010.000
$$

In circuits in which the source impedances are low and differ by less than 2 kilo Ohms, the thermal coefficient of the base-emitter voltage predominates, especially in the temperature range $0-60^{\circ} \mathrm{C}$. The zero stability of the network could be improved by the introduction of components adjustable on test at two or more temperatures, but this leads to complications in production and servicing.

## C. TEMPERATURE COEFFICIENT OF $\mathrm{V}_{\mathrm{be}}$

The average temperature coefficients of a batch of onehundred transistors, type number 2 N 1613 , are plotted in Graph 2, against the room temperature values of their base-emitter potentials. The same information for a different type of transistor ( 2 N 2318 ) is presented in Graph 3. There is a distinct correlation between the value of the base emitter voltage of a transistor, and the magnitude of the thermal coefficient of that voltage. The thermal coefficients shown in the two graphs represent average values over a temperature range of $36^{\circ} \mathrm{C}\left(24\right.$ to $\left.60^{\circ} \mathrm{C}\right)$. The tolerance on the ambient temperature at which the base-emitter was measured, was $\pm 1^{\circ} \mathrm{C}$ for the batch shown in Graph $2, \pm 1 / 2^{\circ} \mathrm{C}$ for Graph 3.

The significant figures for Graph 2 are brought out in Table 1. The standard deviation of $\Delta \mathrm{V}_{\mathrm{be}}$ is $23 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for the whole batch, with $96 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ as the maximum difference in the thermal coefficients of any two transistors in the batch. Grouping of the transistors into classes according to $V_{b e}$, each class covering a spread of 5 mV in $\mathrm{V}_{\mathrm{be}}$, decreases the standard deviation of the (classified) batch to 6.1 and the maximum deviation to $31 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$.

An additional test was performed to check the validity of the argument for selection, and a standard deviation of $2.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ was obtained for a set of 10 transistors differing in $\mathrm{V}_{\text {be }}$ by less than 2 mV at an ambient temperature of $24 \pm 1 / 2^{\circ} \mathrm{C}$.

$$
\begin{array}{ll}
10 \mathrm{~N} / \mathrm{K} & \text { 1000/iook } \\
100 & 10 \mathrm{~K} \\
\hline
\end{array}
$$

TABLE I
Classification of Data in Graph 2.

| Group \# | \# of <br> Tran- <br> sistors <br> in group | $\begin{gathered} \mathrm{V}_{\text {be }} \\ \text { Spread } \end{gathered}$ | Deviation of $\Delta V_{b e}$ from batch mean | Standard deviation $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \triangle V_{\mathrm{be}} \\ & \max . \\ & \operatorname{minus} \\ & \Delta \mathrm{V}_{\mathrm{be}} \\ & \min . \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 3 | 522-525 | -43 | 3.8 | 10 |
| 2 | 12 | 526.530 | -30 | 8.1 | 27 |
| 3 | 14 | $531-535$ | -19 | 6.1 | 22 |
| 4 | 27 | 536.540 | -7 | 5.8 | 28 |
| 5 | 20 | 541.545 | +4 | 4.7 | 18 |
| 6 | 10 | 546-550 | $+21$ | 8 | 31 |
| 7 | 13 | 551-555 | +34 | 5 | 19 |
| 8 | 3 | 556.558 | +44 | 5 | 7 |
| TOTAL | 102. | 522-558 | 0 | 23 | 96 |
| Classified Batch | 102 |  |  | 6.1 | 31 |

July, 1962


Graph 2 - Dispersion of the thermal coefficient of the baseemitter voltage.

## D. CONCLUSION

By means of two simple tests carried out entirely at room temperature, transistors can be paired for zero stability of the order of a few micro Volts/ ${ }^{\circ} \mathrm{C}$ (source impedance below 1 k Ohm). Matching for 5 to $10 \%$ in current transfer ratio and 2 to 5 milli Volts in base-emitter voltage, presents no difficulties and no transistors need be rejected if batches of at least 200 transistors of specified minimum current transfer ratio are processed at a time. Care must be taken in packaging to prevent any temperature differentials between the two transistors. A dual unit (two transistors in one case) of appropriate
characteristics would be ideal, though expensive at the present time.

The above discussion applies mainly to the temperature range $0-60^{\circ} \mathrm{C}$. At temperatures below $0^{\circ} \mathrm{C}$, drift due to current transfer ratio increases, whereas at high temperatures, the collector cut-off current becomes troublesome.

## References

1. Middlebrook and Taylor, "Differential Amplifier With Regulator Achieves High Stability, Low Drift", Electronics, July, 1961, Page 65.
2. D. W. Slaughter, "The Emitter-Coupled Differential Amplifier", IRE Transactions - Circuit Theory - 3, March, 1956, Page 51.

## APPENDIX: THERMAL DRIFT IN TRANSISTORS

The collector, emitter and base currents of a transistor are related as follows:

$$
\begin{gather*}
\mathrm{I}_{\mathrm{e}}=\mathrm{I}_{\mathrm{c}}+\mathrm{I}_{\mathrm{b}}  \tag{1}\\
\mathrm{I}_{\mathrm{c}}=\alpha \mathrm{I}_{\mathrm{e}}+\mathrm{I}_{\mathrm{co}} \tag{2}
\end{gather*}
$$

whence,

$$
\begin{equation*}
\mathrm{I}_{\mathrm{c}}=\beta \mathrm{I}_{\mathrm{b}}+(\beta+1) \mathrm{I}_{\mathrm{co}} \tag{3}
\end{equation*}
$$

where,

$$
\begin{equation*}
\beta=(1-\alpha) / \alpha \tag{4}
\end{equation*}
$$



Graph 3 - Dispersion of the thermal coefficient of the base-emitter voltage.


Figure 3 - Equivalent bias circuit.

The base current can be evaluated from the mesh equation,

$$
\begin{equation*}
I_{b} R_{g}-V_{b}+V_{b e}=0 \tag{5}
\end{equation*}
$$

and Equation 3 can be written as:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{c}}=\beta\left(\mathrm{V}_{\mathrm{b}}-\mathrm{V}_{\mathrm{be}}\right) / \mathrm{R}_{\mathrm{g}}+(\beta+1) \mathrm{I}_{\mathrm{co}} \tag{6}
\end{equation*}
$$

Differentiation of Equation 6 with respect to temperature, followed by resubstitution of Equation 5, yields:

$$
\begin{equation*}
\Delta \mathrm{I}_{\mathrm{c}}=\left(\mathrm{I}_{\mathrm{b}}+\mathrm{I}_{\mathrm{co}}\right) \Delta \beta-\beta \Delta \mathrm{V}_{\mathrm{be}} / \mathrm{R}_{\mathrm{g}}+(\beta+1) \Delta \mathrm{I}_{\mathrm{co}} \tag{7}
\end{equation*}
$$

where:

$$
\begin{aligned}
& \Delta \mathrm{I}_{\mathrm{c}}=\text { increment of collector current caused by } \\
& 1^{\circ} \mathrm{C} \text { change in temperature } \\
& \Delta \mathrm{V}_{\mathrm{be}}=\text { change in } \mathrm{V}_{\mathrm{be}} /{ }^{\circ} \mathrm{C} \text {, etc. }
\end{aligned}
$$

To offset $\Delta \mathrm{I}_{\mathrm{c}}$, the base current must be changed by approximately $\Delta \mathrm{I}_{\mathrm{c}} / \beta$; this requires a voltage $\mathrm{e}_{\mathrm{g}} \theta$ of magnitude $\triangle \mathrm{I}_{\mathrm{c}} / \beta \mathrm{R}_{\mathrm{g}}$. Rewriting $\triangle \mathrm{I}_{\mathrm{c}}$ in terms of $\mathrm{e}_{\mathrm{g}} \theta$ we get:

$$
\begin{equation*}
\Delta \mathrm{I}_{\mathrm{c}} \approx \beta \mathrm{e}_{\mathrm{g}} \theta / \mathrm{R}_{\mathrm{g}} \tag{8}
\end{equation*}
$$

which, inserted in Equation 7 , gives the equivalent thermal drift per ${ }^{\circ} \mathrm{C}$ as:

$$
\begin{align*}
\mathrm{e}_{\mathrm{g} \theta} & =\mathrm{R}_{\mathrm{g}}\left(\mathrm{I}_{\mathrm{b}}+\mathrm{I}_{\mathrm{co}}\right) \Delta \beta / \beta-\Delta \mathrm{V}_{\mathrm{be}}+ \\
& \mathrm{R}_{\mathrm{g}} \triangle \mathrm{I}_{\mathrm{co}}(\beta+1) / \beta  \tag{9}\\
& \approx \mathrm{R}_{\mathrm{g}}\left(\Delta \mathrm{I}_{\mathrm{co}}+\mathrm{I}_{\mathrm{b}} \Delta \beta / \beta\right)-\Delta \mathrm{V}_{\mathrm{be}} \tag{10}
\end{align*}
$$

The increment $\Delta V_{b e}$, in the above equation, is negative, while $\Delta \beta$ and $\Delta \mathrm{I}_{\mathrm{co}}$ are positive, so that the numerical value of $e_{5} \theta$ is:

$$
\begin{equation*}
\mathrm{e}_{\mathrm{g} \theta} \theta=\mathrm{R}_{\mathrm{g}}\left(\Delta \mathrm{I}_{\mathrm{co}}+\mathrm{I}_{\mathrm{b}} \Delta \beta / \beta\right)+\left|\Delta \mathrm{V}_{\mathrm{be}}\right| \tag{11}
\end{equation*}
$$

## CORRECTION

The following minor typographical errors appeared in the paper, "Thermoelectric Generators as Power Sources for Thermoelectric Refrigerators', by Barry Stern, solid/state/design, May 1962:

1. The expression following equation (10),

$$
\frac{\alpha g(\mathrm{Th}-\mathrm{Tah})}{\operatorname{Rext}+\mathrm{Rc}},
$$

and appearing in the left hand side of equation (11), should be

$$
\frac{\alpha g(\mathrm{Th}-\mathrm{Tah})}{\mathrm{Rext}+\mathrm{Rg}}
$$

2. In Figure 3, the designation $P$ and $N$ should be reversed on the cooling couple, so that Figure 3 corresponds to Figure 1.
3. In the Table of Contents and in The Picture in Brief, "Joffe" should be "Ioffe".
crossover of the curves in Fig. 9(C). A close examination of the data under the heading " $1 / 4$-Inch Gap" in Table III suggests that the data for the $1 / 4$-inch gap during radiation may be suspect.

Radiation accounted for at least a 3 -decade lowering in gap d-c insulation resistance. Changes in d-c insulation resistance, under radiation conditions, as a result of varying temperatures, were less than half a decade.

Knowledge in the field of radiation effects is still sparse. The amount of general information on components under radiation is particularly limited. It is hoped that the experimental data obtained in these tests will serve to shed some light upon the theories advanced, and will be helpful in evaluating and conducting subsequent tests on all types of electronic components. These tests will serve as the basis for a designer to
establish safe voltage breakdown distances between terminals, and between terminals and ground, for transformer applications under extreme altitude and radiation conditions.

## Reference

1. Terminal Spacings for High-Altitude and Ultrahigh-Temperature Electronic Transformer Applications, G. I. Duncan, W. A. Rectanus. AIEE Transactions, pt. II (Applications and Industry), vol. 78, Mar. 1959, pp. 16-19.

# Stable Transistor Wide-Band D-C Amplifiers 

ROBERT H. OKADA<br>nonmember alee

STABLE D-C amplification is required in many engineering applications. In the past, vacuum-tube circuits have been developed which meet most low drift requirements by utilizing differential amplification, chopper, and chopper stabilization techniques. Transistors offer many inherent advantages such as small size, long life, no filament power, low power dissipation and good reliability, but they in turn present new problems in design and techniques. Since the major source of drift in tube d-c amplifiers is filament puwer variations, the transistor might scelil to have inherent advantages concerning dirift. However, the variations of tr insistor parameters with temperature $p$ esents as formidable a problem as vaculu 1-1 ube filaments. Stable d-c amplifie:s wing transistors can be designed an onstructed by modifying the basic 1 cl aifues used in vacuum-tube circuits.

All amplifiers have specifications concerning the following: gain, gain stability, gain and phase response versus frequency, drift, dynamic range, input and output impedance, and stability against self-

Paper 60-6, I ecommended by the AIEE Electronics Committce : nd approved by the AIEE Technical Operations Department for presentation at the AIEE Winte: General Meeting, New York, N. Y., January 31- February 5, 1960 . Manuscript submitted Apri1 24, 1959; made available for printing November 2; 1959.
Robert If. Okada is with the Moore School of Electrica! Engineering, University of Pennsylvania, Plila tel, hia, Pa., and the Burroughs Corporation. Pa, li, Pa.
The author vishes to acknowledge the contribution of Harold $: 10 / f z$, who did all the experimental -work, and of Harvey Rosenberg, who was in charge of the project under which the work was done. The co-operation of the Burroughs Corporation is also .ppreciated.
oscillation if feedback is used. Transistors differ from tubes notably in the impedance levels and d-c drift. Although most transistor circuit configurations present a low input impedance, it is not very difficult to build feedback amplifiers which have input impedances of 100 kilohms to 1 megohm. D-c drift in transistor amplifiers is due mainly to temperature variations of $I_{c o}$ and $V_{b e}$. Silicon transistors can be used to almost eliminate $I_{c o}$ variations, since- room temperature value of $I_{c o}$ is so small that that the temperature effects are several orders of magnitude below $V_{b e}$ effects. Thus, the change in $V_{o c}$ with temperature (approximately 2.5 millivolts per degree centigrade) is the major problem for stable d-c transistor amplification.

## Methods of Reducing Drift

The main methods of reducing drift are: nonlinear elements, differential amplifiers, chopper amplifiers, chopper stabilization, and combinations of the foregoing. Nonlinear elements such as thermistors and diodes can be obtained which will cancel out drift due to amplifier components, but this method usually involves careful matching and selection, which does not lend itself to production. Also, variations with age are difficult to predict, which adds to the delicateness of this technique. If another transistor is used as the nonlinear element, the result * is usually a differential amplifier. If carefully matched transistors are used, and age variations are similar, the differential amplifier can have very low
drift. Slaughter presented a differential amplifier which had excellent drift characteristics (due to well-matched transistors). ${ }^{1}$ Fig. 1 is a schematic of this amplifier.

Chopper amplifiers, which modulate the input signal at a fixed frequency, amplify the resulting carrier and side bands, and then demodulate, are essentially drift-free, provided the chopper itself is a stable element. Mechanical choppers can be used which introduce negligible drift but are limited in frequency to about 1 kc . The over-all bandwidth of such an amplifier is a few hundred cycles. Transistors can be used as the chopping element which utilize chopping frequencies as high as 100 kc with resulting over-all bandwidth in the range of 10 kc . Frequency limitations of the transistor chopping circuits prevent greater bandwidths, and the drift of the transistor choppers must be considered. The 1atter has been analyzed by Chaplin, ${ }^{2}$ and the results look promising.

To obtain wide-band stable d-c amplification the chopper stabilization technique of Goldberg ${ }^{3}$ can be modified for transistor circuits. Blecher describes such an amplifier which has a drift referred to the input of $\pm 5$ millivolts over a 50 -degree-centigrade temperature range using a single-ended germanium input stage. ${ }^{4}$ Goldberg's technique consists. of providing a separate pati' for the d-c component, which contain- a high-gain


Fig. 1. Schematic of Slaughter amplifier
low-drift chopper amplifier preceding the main amplifier.
By a combination of silicon transistor differential amplifier and chopper stabilization, a transistor amplifier can be built with the use of transistors which have normal production spreads of $V_{b e}$ temperature variations, and resulting in a drift referred to input of less than one half of a millivolt. By selecting matched $V_{b e}$ temperature characteristics the drift can be reduced much farther.

## Transistor Operational Amplifiers

The standard voltage operational amplifier is shown in Fig. 2(A) with $A_{0}$ a voltage gain inegative). The gain of the amplifier is $Z_{\text {si }} Z_{i}$ if $\left|A_{r}\right| \gg 1$ and $Z_{1} \gg$ $\left(Z_{f} / A_{r}\right)$. For a transistor amplifier the last requirement is usually not true. However, consider the current amplifier in Fig. 2(B). From the Appendix is obtained
$\frac{I_{L}}{I_{i}}=-\frac{Z_{f}}{Z_{L}}$ if $Z_{f} \gg \frac{Z_{1}}{A_{i}}$ and $Z_{L} \gg \frac{Z_{f}+Z_{1}}{1+A_{i}}$
and:

$$
\begin{aligned}
\frac{E_{L}}{E_{i}}=\frac{-Z_{f}}{Z_{i}} \text { ii } A_{i} B_{j} \gg 1, A_{i} \beta_{i} \ggg \frac{2 Z_{1}}{Z_{i}}, \text { and } \\
\beta_{i} \equiv \frac{I_{j}}{I_{L}}=\frac{Z_{L}}{Z_{f}}
\end{aligned}
$$

Thus, for the voltage gain to be the ratio of two impedances, the input impedance at the $A_{i}$ amplifier terminals should ide: lly be zero, and a low input impedance amstor amplifier is ideal for an ofore: amplifier. These equatioms are a special case of Blechers results which utilize the short-circuit current gain and source impedance in place of a current amplifier. ${ }^{4}$ However, if it is remembered that the value of $A_{i}$ is a functinn $Z_{L}$ (and $Z_{f}$ in general), these equations are useful because of their simplicity, especially since the above conditions are usually valid in practice.

## Possible Chopper Stabilization Configurations

Goldberg's circuit is shown in block diagram form in Fig. 3(A). This circuit does not correct for drifts due to grid current leakage at $A$ since the circuit interprets potential at this point as signal. Since the transistor drift components ( $I_{i}$ and $V_{b e}$ ) appear at this point, the circuit must be modified as shown in Fig. $3(B)$. If the ratio of the primed impedances is the same as the unprimed ones, point $B$ will be zero potential if the output is equal to the gain ( $E_{0} / E_{i}$ ) of the amplifier times the input. Any dis-
crepancy is due to drift components and the chopper amplifier will attempt to correct for the drift. Incidentally, aside from drift signals appearing at point $A$, point $B$ is at the same potential as point $A$, and therefore the primed impedances can be removed and the two points $A$ and $B$ tied together. This reduces Fig. 3(B) to Fig. 3(A) and is an excellent means of explaining to the uninitiated the (at first) puzzling configuration of Fig. 3(A).

The chopper-stabilizing effects are limited (as will be shown later), which makes a difierential input stage desirable in order to reduce the amount of stabilization recuuired. In a typical example the $V_{\text {be }}$ drift over a range of 70 F (degrees Fahrenheit) to 150 F will be 100 millivolts, which is to be compared with a $\Delta V_{b e}$ in a differential input stage of 17 . millivolts. The 17 -millivolt figure is the maximum $\Delta V_{b e}$ variation of 32 silicon transistors, type $2 N 479$, over the same temperature range. Thus if these figures are typical of production results, the differential input amplifier has an inherent drift reduction of about 5 to 1 without selection. The differential stage can also supply the high common mode rejection necessary if a single-ended output is required. If silicon transistors are used, the $I_{c o}$ effects are negligible compared with $V_{b e}$ effects, but the same order of inherent drift reduction applies to $I_{c o}$ drift in germanium transistor differential stages.

## Analysis of Chopper Stabilization

Fig. 3(C) represents the same circuit as $3(\mathrm{~B})$, in which $A_{i}$ and $A_{i}{ }^{\prime}$ represent actual current gains of amplifiers $G 1$ and $G 2$, and $I_{k}$ is the current required to reduce the output to zero because of drift.
Writing Kirchoff's equations yields

$$
\begin{align*}
& I_{0}+I_{0}{ }^{\prime}=I_{\text {in }}  \tag{1}\\
& -\left(I_{1}+I_{0}+I_{f}+I_{k}\right) A_{\mathfrak{i}}=I_{f}+I_{f}{ }^{\prime}+I_{L}  \tag{2}\\
& -\left(I_{0}{ }^{\prime}+I_{f^{\prime}}\right) A_{i}{ }^{\prime}=I_{1} \tag{3}
\end{align*}
$$

and if (see the Appendix)
$Z_{L} \gg \frac{Z_{i n}}{A_{i}}, Z_{f} \gg \frac{Z_{i n}}{A_{i}}, Z_{L} \gg \frac{Z_{i n}{ }^{\prime}}{A_{i}{ }^{\prime}}$
and
$Z_{f}{ }^{\prime}>Z_{i n}{ }^{\prime} A_{i^{\prime}}$
$Z_{L} I_{L}=Z_{f} I_{J}=Z_{j}{ }^{\prime} I_{j}{ }^{\prime}$
and if (sce the Appendix)
$A_{1} \gg 1, A_{i} \gg 1, Z_{i} \ggg \frac{Z_{i n}}{A_{i} B_{i}}$
and


Fig. 2. Operational amplifiers. A-Voltage mode. B-Current mode
$Z_{f^{\prime}}>\frac{Z_{i n^{\prime}}}{A_{\boldsymbol{i}^{\prime} \beta_{i}{ }^{\prime}}}$
then
$Z_{i} I_{0}=Z_{i}{ }^{\prime} I_{0}{ }^{\prime}$
Solving equations 1 and 5 simultaneously yields the load current in terms of the input current
$I_{L}=-\frac{Z_{j}^{\prime}}{Z_{L}} \frac{Z_{i}}{Z_{i}+Z_{i}{ }^{\prime}}\left[I_{i n}+\frac{Z_{i}+Z_{i}^{\prime}}{Z_{i}} \frac{I_{k}}{A_{i^{\prime}}}\right]$
if, as is usually the case,
$A_{i} \gg 1, A_{i}^{\prime} \gg \frac{1}{A_{i}}, \frac{A_{i}^{\prime}}{Z_{f}^{\prime}} \gg \frac{1}{Z_{f}}+\frac{1}{A Z_{t}}, \frac{A_{i}{ }^{\prime} Z_{i}}{Z_{i}^{\prime}} \gg 1$
If equation 6 is compared with the analogous result using no chopper stabilization (see the Appendix), i.e.,
$I_{L}=-\frac{Z_{f}}{Z_{L}}\left(I_{i n}+I_{k}\right)$
if
$Z_{f} \gg \frac{Z_{i n}}{A_{i}}$
and
$Z_{L} \gg \frac{Z_{j}+Z_{1}}{1+A_{i}}$
it is seen that the drift current is reduced by a factor of
$\frac{Z_{i}+Z_{i}{ }^{\prime}}{Z_{i}} \frac{1}{A_{i}{ }^{\prime}}$
In terms of voltage, since in Fig. 3(C)

$$
E_{L}=I_{L} R_{L}, E_{i n} \doteq I_{i n} \frac{Z_{i} Z_{i}^{\prime}}{Z_{i}+Z_{i}^{\prime}}
$$

the output voltage is
$E_{L}=-\frac{Z_{j}^{\prime}}{Z_{i}^{\prime}}\left[E_{t n}-\frac{Z_{i} I_{k}}{A_{i}^{\prime}}\right]$
The analogous result for no chopper stabilization is

$$
\begin{equation*}
E_{L}=\frac{-Z_{f}}{Z_{i}}\left[E_{t n}-Z_{i} I_{k}\right] \tag{9}
\end{equation*}
$$



(A)

(B

Fig. 3. A-Schematic of Goldberg's chopper stabilizedion scheme. BModification for transistor circuits. C-Schematic of B used for determining drift
and the ratio of the drift terms is
$\frac{\frac{Z_{i}{ }^{\prime} I_{k}}{A^{\prime}}}{Z_{i} I_{k}}=\frac{Z_{i}{ }^{\prime}}{Z_{i} A_{i}}$
or voltage drift reduction is
$\frac{Z_{i}{ }^{\prime}}{Z_{i}} \frac{1}{A_{i}{ }^{\prime}}$
The choice of the ratio $Z_{i}^{\prime} / Z_{i}$ is determined by the required input impedance which is equal to the parallel combination of $Z_{i}$ and $Z_{i}{ }^{\prime}$. The chopper current gain $A_{i}^{\prime}$ can be very high and in mechanical choppers is limited only by the electrostatic and electromagnetic pickup at the vibrating contracts, and the minimum value of $Z_{1}$ in Fig. $3(\mathrm{C})$.

## Analysis of Differential Amplifiers

A differential amplifier is shown in Fig. 4(A). To study the effects of $I_{c o}, V_{b e}$, and dissimilar transistors, the equivalent circuit of Fig. 4(B) will be used. (This circuit treats the base-to-emitter voltage as an externally available voltage which can be measured experimentally. Both dec and varying signals are included. The basic assumptions for this equivalent circuit are: 1. The constant $\alpha_{n}$. 2. The collector impedance is very high compared with load impedance. 3. Any internal base resistance is included in $R_{01}$ and $R_{02}$.) The branch equations are

$$
\begin{equation*}
E_{1}-V_{b e 1}-V_{e e}=R_{b 1} I_{01}+\left(R_{e 1}+R_{e}\right) I_{e 1}+R_{e} I_{e 2} \tag{11}
\end{equation*}
$$

$E_{2}-V_{b e 2}-V_{e \epsilon}=R_{b 2} I_{b 2}+R_{e} I_{e 1}+\left(R_{e 2}+R_{e}\right) I_{e 2}$

$$
\begin{equation*}
I_{e 1}=I_{b 1}+\alpha_{n 1} I_{e 1}+I_{c o 1} \tag{12}
\end{equation*}
$$



Fig. 4. A-Transistor differential amplifier stage. B-. An equivalent cirsuit for A

(B)
$I_{02}=I_{b 2}+\alpha_{n 2} I_{a}+I_{c o s}$
Using the relation, $\beta_{n}=\alpha_{n} / 1-\alpha_{n}$, and solving equation 13 for $I_{01}$ yields
$I_{01}=I_{e 1}\left(\frac{1}{1+\beta_{n 1}}\right)-I_{c o 1}$
Similarly,
$1_{\Delta 2}=I_{e 2}\left(\frac{1}{1+\beta_{n 2}}\right)-I_{c o 2}$
Equations $11,12,15$, and 16 can be solved for $I_{\Delta 2}$, with the use of the knowledge that
$E_{20}=V_{c c}-\left(\alpha_{n 2} I_{e 2}+I_{c o s}\right) R_{L z}$
The result is

$$
\begin{align*}
E_{20} & =V_{c c}-\alpha_{n 2} R_{L 2} \times \\
& {\left[\frac{\left(E_{21}-E_{1 i}\right)+\left(V_{b e 1}-V_{b e 2}\right)+R_{b 2} I_{c 02}-R_{b 1} I_{c 01}-\left(\frac{R_{b 1}}{\beta_{n 1}}+R_{e 1}\right) \frac{V_{e \theta}}{R_{e}}}{R_{e 1}+R_{e 2}+\frac{R_{b 2}}{\beta_{n 2}}+\frac{R_{b 1}}{\beta_{n 1}}+\frac{R_{b 1} R_{b 2}}{\beta_{n 1} \beta_{n 2} R_{e}}}\right]-I_{c o 2} R_{L 2} } \tag{18}
\end{align*}
$$

provided $R_{01} / \beta_{n 1} R_{e} \ll 1$. A similar result is obtained for $E_{10}$ and, taking the difference,

$$
\begin{gather*}
E_{20}-E_{10}=\frac{\left(E_{11}-E_{2 t}\right)\left(\alpha_{n 1} R_{L 1}+\alpha_{n 2} R_{L 2}\right)}{\Delta}+ \\
\frac{\left(V_{b e 2}-V_{b e 1}\right)\left(\alpha_{n 1} R_{L 1}+\alpha_{n 2} R_{L 2}\right)}{\Delta}+ \\
\frac{\left(R_{b 1} I_{c o 1}-R_{b 2} I_{c o 2}\right)}{\Delta} \times \\
\frac{\left(\alpha_{n 1} R_{L 1}+\alpha_{n 2} R_{L 2}\right)}{1}+ \\
\left(\frac{R_{b 1}}{\beta_{n 1}}+R_{e 1}-\frac{R_{b 2}}{\beta_{n 2}}-R_{e 2}\right) \times \\
\frac{\frac{V_{e e}}{R_{e}}\left(\alpha_{n 1} R_{L 1}+\alpha_{n 2} R_{L 2}\right)}{\Delta}+ \\
\left(I_{c o 1} R_{L 1}-I_{c o 2} R_{L 2}\right) \tag{19}
\end{gather*}
$$

where
$\Delta=R_{e 1}+R_{e 2}+\frac{R_{b 2}}{\beta_{n 2}}+\frac{R_{b 1}}{\beta_{n 1}}+\frac{R_{b 1} R_{b 2}}{\beta_{n 1} \beta_{n 2} R_{e}}$
The first term in equation 19 is the desired output for a given input and

If $R_{e 1}$ and $R_{e 2}$ are made into a potentiometer with the movable tap connected to the common emitter resistor, the potentiometer can be adjusted to give zero output for zero input at a particular temperature. That is, the potentiometer can be of such value that it can adjust the fourth term to cancel out the sum of the second, third, and fifth terms. However, if the variation of $V_{b e}$ and $I_{c o}$ of both transistors does not vary exactly the same with temperature, the difference will be revealed as drift in the output. Since $V_{b e}$ and $I_{c o}$ variations with temperature are intrinsically a function of the semiconductor, the variations in drift between transistors is considerably less than the drift itself.

To determine the common mode rejection of the differential amplifier, the common mode gain is calculated as follows. Taking only the terms of equation 18 containing input signals, but without making the assumption of $R_{b 1} / \beta_{n 1} R_{e} \ll 1$ (since later algebraic addition makes the term

(A)

(B)

Fig. 5. A-Input circuit of transistor operational amplifier. B-Equivalent circuit of $\mathbf{A}$ for determining drift
important for common mode signal results in
$E_{20}=\frac{1}{\Delta}\left[-\alpha_{n 2} R_{L 2}\left(\frac{R_{n 1}}{\beta_{n 1} R_{f}} E_{21}+E_{21}-E_{11}\right)\right.$

Similarly for $E_{10}$, an 1 ul tracting, yie

$$
\begin{align*}
E_{20}-E_{10} & =\frac{1}{\Delta}\left[-\alpha_{n 2} R_{l i}\left(\frac{R}{i_{1} R_{e}}-E_{21}+E_{2 i}-\right.\right. \\
E_{11} & )+\alpha_{n 1} R_{L 1}\left(\frac{R_{b}}{\beta_{n 2} \vec{F}_{e}}-E_{1 i}+E_{14}-E_{2 i}\right)\right] \tag{23}
\end{align*}
$$

For a common mode signal $E_{2 i}=E_{1 i}=$ $E_{c m}$, and the gain is

$$
\begin{align*}
G_{c m}= & \frac{E_{20}-E_{10}}{E_{c m}}=\frac{1}{\Delta} \times \\
& \left(-\alpha_{n 2} R_{L 2} \frac{R_{b 1}}{\beta_{n 1} R_{e}}+\alpha_{n} R_{L 1} \frac{R_{b 2}}{\beta_{n 2} R_{e}}\right) \tag{24}
\end{align*}
$$

The ma or effect is due to difference in $\beta$; therefore it is assumed that
$R_{L^{1}}=R_{L^{2}}=R_{L^{12}}, R_{b 1}=R_{b 2}=R_{b 12}$,
$\alpha_{n 2}=\alpha_{n 1}=\alpha_{n 12}$
which simplifies equation 24 to
$G_{c m}=\frac{1}{\Delta}\left[\frac{\alpha_{n 12} R_{L 12} R_{012}}{R_{e}}\left(\frac{1}{\theta_{n 2}}-\frac{1}{\beta_{n 1}}\right)\right]$
Under the same assumption the differential mode gain in given by equation 21 , and the ratio is
$\mathrm{CMR}=\frac{G_{d m}}{G_{c m}}=\frac{2 R_{e} \beta_{n 1} B_{n 2}}{R_{b 12}\left(\beta_{n 1}-B_{n 2}\right)}$
where $\mathrm{CMR}=$ common mode rejection.
As might be expected from similar tube amplifiers, the common mode rejection varies directly with the common emitter resistor $R_{e}$, and inverscly with the differences in $\beta$. If identical $\boldsymbol{\beta}$ transistors were used, the previous assumptions would have to be re-evaluated.
It should be emplasized that the equivalent circuit of Fig . 4(B) assumes an internal collector resistance which is high compared with the collector load resistances; when this is not true, the resulting analysis becomes even lengthier than that shown here.

## Analysis of Drift in Differential Amplifiers

Fig. 5(A) illustrates a typical operational amplifier with a differential input. $R_{e 2}$ is small in order to keep the impedance at point $A$ small, and $R_{e 1}$ is made equal to $R_{e 2}$ in order to keep the circuit balanced for drift effects. $\quad R_{e 1}$ and $R_{e 2}$ are small compared with $R_{i}$ as is required for operational amplifiers. This results in some of the amplifier input current being shunted into $R_{\text {el }}$ where it produces no


Fig. 6. Differential transistor amplifier with feedback to first-stage emitters
open-loop current gain; however, the gain can be made up in later stages.

The equivalent circuit for drift due to $\Delta V_{b e}$ is shown in Fig. 5(B), where $R_{e 1}=$ $R_{e 2}=R_{e 12}$, and the internal emitter base impedance is considered small in comparison with $R_{e 12}$. $\quad R_{i}$ can be neglected or the parallel combination of $R_{i}$, and $R_{e 1}$ made equal to $R_{e 12}$.
An equal change in $V_{b e 1}$ and $V_{b e 2}$ causes current to flow in $R_{e}$ and the result is attenuated by the common mode rejection of the differential amplifier. By Ohm's law the equivalent drift current at point $A$ due to a difference in the change of $V_{b c 1}$ and $V_{b e 2}$ is
$I_{d}=\frac{\Delta V_{b e 1}-\Delta V_{b r 2}}{R_{e 12}+\frac{R_{e 12}}{R_{e l 2}+R_{e}}+R_{e}}$

To calculate the output voltage due to drift current $I_{d}$, the equation for output voltage per input current of an operational amplifier is from equation 48:
$\frac{E_{L}}{I_{i}}=-R_{f}$
if
$Z_{p} \gg \frac{Z_{1}}{A_{i}}$
and
$Z_{L} \gg \frac{Z_{j}+Z_{1}}{1+A_{i}}$
and

$$
\begin{equation*}
E_{L 1}=-I_{d} R_{f}=-\frac{\Delta V_{b e 1}-\Delta V_{b e 2}}{R_{e 12}+\frac{R_{e 12} R_{e}}{R_{e 12}+R_{e}}} R_{f} \tag{29}
\end{equation*}
$$

## Practical Differential Amplifiers

The Slaughter amplifier is a differential amplifier with feedback, and it incorporates all the advantages of this type of operation. However, it requires that the output be single-ended and that it be in phase with the input. Fig. if illustrates a differential amplifer with ic. 1 . w that allows for a single-ended outimit wibler phase, or a differential output The input can be single- or double ended; in the former case the other input is grounded through an impedance equal to the source impedance. The input impedance is made high by feedback operation. The gain of this amplifier is the reciprocal of the feedback $3\left(A_{\mathrm{r}}=\right.$ ( $2 R_{f}+R_{1}$ )/ $R_{1}$, double-ended output) if the open-loop gain times the feedback $\beta$ is much greater than unity. These re-sults-are standard for feedback amplifiers except that the feedback $\beta$ is the resistor ratio given above; it does not depend on the impedance seen looking back into the first emitter. This rather surprising
For unequal $I_{c o}$ changes with temperature, the equation is
$E_{L^{2}}=-\left(\frac{\Delta I_{c 01}}{\alpha_{1}}-\frac{\Delta I_{c o 2}}{\alpha_{2}}\right) R_{f}$
where $E_{L 1}$ and $E_{L 2}$ are the output potentials due to $V_{b e}$ and $I_{i o}$ drifts respectively. These output drifts can be referred to the input by dividing by the closed loop voltage gain given by $-R_{s} /-$ $R_{i}$, and they become
$E_{d 1}=\frac{\Delta V_{b e 1}-\Delta_{b e 2}}{R_{e 12}+\frac{R_{e 12} R_{e}}{R_{e 12}+R_{e}}} R_{i}$
and
$E_{d 2}=\left(\frac{\Delta I_{c o 1}}{\alpha_{1}}-\frac{\Delta I_{c o 2}}{\alpha_{2}}\right) R_{i}$
where $E_{d 1}$ and $E_{d 2}$ are the voltage drifts due to $V_{b e}$ and $I_{c o}$ effects respectively, both being referred to the input.

In a typical example, $\Delta V_{b e 1}-\Delta V_{b e 2}=17$ maximum millivolts (for a sample of 29 type $2 N 479$ ) over a temperature range of 70 to $150 \mathrm{~F}, R_{e 12}=10$ kilohms, $R_{e}=29$ kilohms, $R_{i}=100$ kilohms, $E_{d 1} \doteq 100$ millivolts. This can be reduced by chopper stabilization to 0.5 millivolt if drift reduction is 200 ; see equation 10 .

For silicon transistors type $2 N 479$, $\left(\Delta I_{c o 1}-\Delta I_{c o 2}\right)=0.01$ microampere maximum (for a sample of ten units), and this corresponds to an $E_{d 2}=1$ millivolt, which is negligible when reduced by a factor of 200. However, the same theory will result in low drifts if germanium differential stages are used.

Fig. 7. Chopper stabilized operational transistor amplifier with differential input stages
result has been confirmed by analysis. Incidentally, the analysis applies to a single-ended amplifier in which the feedback is introduced at the first-stage emitter in grounded emitter operation.
An amplifier was constructed according to Fig. 6 and performed as expected. The balance, gain, and level controls behave as they would in an equivalent tube-type amplifier. The gain control is optional but it is useful practically to stop oscillations if the open-loop gain is too high for the phase shifts introduced by the transistors. A gain of 10 was achieved with $30-\mathrm{db}$ (decibel) feedback without frequency compensation with $2 N 479$ silicon transistors. The divider network between the second and third stage is required to bring the output to zero d-c volts and is an ideal place to introduce frequency compensation if the transistor phase shifts cause oscillations. (The details of frequency stabilization are discussed in a later section.) The drift was, of course, a function of the difference in drift characteristics of the first-stage transistors.
To take advantage of chopper stabilization and differential stage drift reduction, an operational amplifier can be used with a differential input and a single-ended output. The chopper stabilization is effective, however, only for a single-ended input signal; Fig. 7 illustrates this type of amplifier. The gain is given by the ratio of $R_{f}$ to $R_{i}$, the input impedance is the parallel combination of $R_{t}$ and $R_{i}{ }^{\prime}$, and the drift reduction is equal to $R_{i}{ }^{\prime} / R_{i}$ times the net current gain of the a-c amplifier.
The a-c amplifier has a net phase reversal so that the single-pole doublethrow chopping yields no net phase. reversal for the direct current. It is possible to feed the output of the chopper amplifier into the base of $T R_{2}$ if the a-c amplifier and chopper have a net d-c phase reversal.
The important features in the design of this type of amplifier are summarized as follows:

## D-C Design

The first and second stages are the differential type, and to determine their operating points the collector current is first specified. Since the emitter potentials are very close to the base, the common emitter resistor is calculated to have twice the individual collector currents flowing when it is operating between the base potential and the negative supply.
$R_{3}$ and $R_{4}$ are chosen high for good common mode rejection (see equation 26 for the common mode rejection formula)


Fig. 8. A-Open-loop gain and phase response of transistor differential input operational amplifier with no frequency compensation. B-After stabilization to self-oscillation
and this determines their negative return potential.
The collector load resistance can then be selected so that it will be high (perhaps ten times as high) compared to the input impedance of the following stage. This is required since, ideally, all of the signal current should flow into the next stage. The collector supply can then be chosen large enough to allow for the signal swing, with the low value of a-c load of the next stage taken into account. For quiescent d-c conditions the small value of base bias current of the next stase can usually be neglected. The collector load of $T R_{4}$ is omitted so that it is actually an emitter follower. Since this stage is a double-ended to single-ended converter, it is not necessary, and the design is still the same since the collectors can usually be considered as current sources of high impedance.
$R_{6}$ and $R_{7}$ constitute a divider network to allow the output to be at zero d-c potential. Knowing the collector potential of $T R_{3}$ and realizing that the base
of $T R_{5}$ is essentially at emitter supply potential, lead to the choice of $R_{5}$, $R_{6}$, and $R_{7}$, so that the base current of $T R_{5}$ is at the desired quiescent value. $\quad R_{6}$ and $R_{5}$ divide the signal current so as to reduce the gain, and it is therefore desirable to keep $R_{6}$ at a minimum. However, this demands a maximum of bleeder current through $R_{5}, R_{6}$, and $R_{7}$ and a compromisc is necessary. $R_{7}$ is made much higher than the input impedance of $T R_{5}$ in order not to divert a lot of signal current, and th sually requir as its negative return sul to be rather high negatively.
It is possible to use an pposite semi conductor material for the middle stake and eliminate the divider inss; however, $R_{6}$ is an ideal location to shimt a capacitor to form a lead network for frequency stabilization. This will be discussed later.

## Drift Design

Equations 31 and 32 yield the drift referred to the input where $R_{e 12}=R_{1}, R_{t}$ is the same, $R_{i} \gg R_{1}, \Delta V_{\text {bel }}-\Delta V_{\text {be2 }}$ is


Fi3. 9. Closed-loop response of transistor differential input operational amplifier
the maximum production spread of $V_{b e}$ versus temperature, and $\Delta I_{c o 1}-\Delta I_{c o 2}$ is the maximuin production spread of $I_{\infty}$ versus temperature.

## Noise

The noise due to the transistors is mainly a function of the collector current in the first stage. This study involved very nominal noise specifications and the first-stage collector current was made relatively large (one milliampere). If this value is reduced to decrease noise effects, care must be taken to ensure that the transistor does not drift out of its active region with temperature. The small common mode gain of the differential amplifier is a distinct advantage in this respect compared with a singleended type of amplifier.

## A-C Design

If a large dynamic range is required, the d-c design must allow for the specified swing without saturating or cutting off. Again, the differential amplifier, due to its low common mode gain, helps maintain the room temperature operating conditions when the temperature varies.

To a first approximation, each transistor stage introduces a 6 db per octave slope with a corner frequency equal to the $\beta$ cutoff frequency. Fig. 8(A) is a typical open-loop gain and phase response for a 3 -stage amplifier shown in Fig. 7. Since there are three time constants involved, self-oscillations are possible, and indced Fig. 7 indicates a negative gain and phase margin. Note that the gain drops off at a rate of 18 db per octave, indicating that the three $\beta$ cutoff corner frequencies are close to each other. Note also that although the high-frequency
equivalent circuit of a transistor would indicate more than one time constant, the additional time constants have corner frequencies far above the $\beta$ cutoff frequency and therefore do not enter in the stabilization problem.

Fig. 8(B) represents the gain and phase response of the same amplifier after addition of capacitors $C_{2}$ and $C_{6}$ in Fig. 7. Note that a positive phase margin of 60 degrees has been obtained. The values of $C_{7}$ and $C_{6}$ are determined by standard techniques and will not be discussed here. There are many stabilization networks available; the two chosen are typical. Note that the use of the bleeder network $R_{5}, R_{6}$, and $R_{7}$ allow $C_{2}$ to form a simple cascade lead network.

Fig. 9 represents the closed loop (output divided by input) of the amplifier in Fig. 8(A) when the open-loop gain- and phase were adjusted as in Fig. 8(B). The half-power point is at 250 kc . This could be raised by adjusting $C_{2}$ and $C_{6}$ in order to have a peaking in the closed loop response, but Fig. 9 represents the maximum response without peaking. Of course, peaking would reduce the phase margin of 60 degrees, but this is more than adequate to ensure against selfoscillation.

The capacitor $C_{6}$ of Fig. 7, can be used to shape the closed loop response without affecting the open-loop response of the amplifier. The reason for this is that the low input impedance at the base of $T R_{1}$ effectively short-circuits $R_{1}$ and $C_{5}$. The combination of $R_{l}, C_{5}$, and the input impedance of $T R_{1}$ form a lead network which which will introduce a rising 6 db per octave slope in the closed loop response, permitting a greater bandwidth than shown in Fig. 9.

## Chopper Amplifier and Filter

The a-c amplifier shown in Fig. 7 represents a fairly simple design since it must amplify only the chopper frequency. A 3 -stage common emitter gerınanium transistor amplifier was used with large emitter resistances to ensure a low stability factor. These resistors are heavily by-passed, so they do not reduce the gain at the chopper frequency. The combination of net phase reversal in the chopper amplifier and the single-pole double-throw chopping contacts yield a zero net phase shift for d-c signals. The d-c output is fed back to the base of the first transistor. If other combinations of a-c amplifier phase reversal and chopping contacts yield a net d-c phase reversal, the output can be fed into the base of $T R_{2}$ in Fig. 7.
$C_{1}$ together with $R_{i}{ }^{\prime}$ form a filter to prevent chopping frequency signals to be fed back to the input, and $C_{2}$ and $C_{3}$ are blocking capacitors. $R_{9}, C_{4}$, and $R_{10}$ are the output filter. To reduce the chopping frequency ripple to a negligible amount, the band pass of the entire chopper amplifier is reduced to a few cps (cycles per second). This is sufficient for correcting d-c drifts but it should be noted that a more complex filter will provide additional advantages. If the filter were designed to have a flat band pass close to the chopping frequency and the fall rapidly to give the desired attenuation at the chopping frequency, stabilization could be obtained over a reasonably wide bandwidth, one example might be to use a $400-\mathrm{cps}$ chopping frequency, and a filter which was flat out to $>120 \mathrm{cps}$. This combination would allow simple power supplies to be used since the 60 - to $120-\mathrm{cps}$ ripple introduced by such supplies would be attenuated sharply by the chopper stabilization technique. The analysis of such stabilization would be similar to that already shown.

## Appendix

The current operational amplifier of Fig. 2(B) can be analyzed assuming $-A_{1}$ is the open-loop current gain which in general is a function of $Z_{L}$ and $Z_{f}$.

From Fig. 2(B):
$I_{1}=I_{i}+I_{f}=\frac{I_{L}+1_{f}}{-A_{i}}$
Define
$B_{i}=\frac{I_{f}}{I_{R}}$
Equation 33 becomes
$I_{i}+\beta_{i} I_{L}=\frac{I_{L}+\beta_{i} I_{L}}{-A_{i}}$
$\frac{I_{L}}{I_{i}}=\frac{-A_{i}}{\left(1+\beta_{i}+A_{i} \beta_{i}\right)}=\frac{-A_{i}}{1+B_{i}\left(1+A_{i}\right)}$
From Fig. 2(B):
$E_{L}=I_{L} Z_{L}=I_{f} Z_{f}+\left(I_{i}+I_{f}\right) Z_{1}$
where $Z_{1}$ is the input impedance of the current amplifier; from equation 33
$I_{i}=-\frac{I_{f}\left(A_{i}+1\right)+I_{L}}{A_{i}}$
Putting this into equation 36 results in
$\frac{I_{f}}{I_{L}} \equiv \theta_{i}=\frac{Z_{L} A_{i}+Z_{1}}{A_{i} Z_{f}-\left(A_{i}+1\right) Z_{1}+Z_{1} A_{i}}$
Dividing by $\mathrm{A}_{i}$, and simplifying yields
$\frac{I_{f}}{I_{L}} \equiv \frac{Z_{i}}{}=\frac{Z_{L}+\frac{Z_{1}}{I_{t}}}{Z_{i}}$
If, as is usually the case,
$Z_{L} \gg \frac{Z_{1}}{A_{i}} ; Z_{f} \gg \frac{Z_{1}}{A_{i}}$
$B_{i} \doteq \frac{Z_{L}}{Z_{f}}$
From equations 35 and 37
$\frac{I_{L}}{I_{f}}=-\frac{\left(A_{i} Z_{f}-Z_{1}\right)}{Z_{f}+Z_{1}+Z_{L}\left(1+A_{2}\right)}$

$$
\begin{equation*}
\pm-\frac{Z_{f}}{Z_{L}} \text { if } Z_{f} \gg \frac{Z_{1}}{A_{i}}, Z_{L} \gg \frac{Z_{f}+Z_{1}}{1+A_{i}} \tag{39}
\end{equation*}
$$

From Fig. 2(B)

$$
\begin{align*}
& E_{L}=I_{L} Z_{L}, \quad E_{i}=Z_{i} I_{i}+\left(I_{i}+I_{f}\right) Z_{1} \\
&=\left(Z_{i}+Z_{1}\right) I_{i}+Z_{1} I_{f} \tag{41}
\end{align*}
$$

and since $I_{f} \equiv \beta_{i} I_{L}$, the result is
$\frac{E_{L}}{E_{i}}=\frac{Z_{L} I_{L}}{\left(Z_{i}+Z_{1}\right) I_{i}+\beta_{i} Z_{1} I_{L}}$
from equation 33
$I_{i}=-\frac{I_{f}\left(A_{i}+1\right)+I_{L}}{A_{i}}$
With the use of equation 34
$J_{i}=-\frac{\beta_{i} I_{L}\left(A_{i}+1\right)+I_{L}}{A_{i}}$
and equation 43 becomes

$$
\begin{align*}
\frac{E_{L}}{E_{i}} & =\frac{-A_{t} Z_{L}}{Z_{i}\left[\beta_{i}\left(A_{i}+1\right)+1\right]+2 Z_{i}}  \tag{44}\\
& =-\frac{Z_{L}}{Z_{i} \beta_{i}} \text { if } A_{i} \beta_{i} \gg 1, A_{t} \beta_{1} \gg \frac{2 Z_{i}}{Z_{i}} \tag{45}
\end{align*}
$$

If, further, $\beta_{i} \doteq Z_{L} / Z_{f}$, then
$\frac{E_{L}}{E_{i}}=\frac{Z_{j}}{Z_{s}}$
Summing up the approximate results yields
$\frac{I_{L}}{I_{i}} \doteq-\frac{Z_{f}}{Z_{L}}$ if $Z_{f} \gg \frac{Z_{1}}{A_{i}}$ and $Z_{L} \gg \frac{Z_{f}+Z_{1}}{1+A_{i}}$
$\beta_{i} \equiv \frac{J_{f}}{J_{L}} \doteq \frac{Z_{L}}{Z_{f}}$ if $Z_{L} \gg \frac{Z_{1}}{A_{i}}$ and $Z_{f} \gg \frac{Z_{1}}{A_{i}}$

$$
\begin{array}{r}
\frac{E_{L}}{E_{i}} \dot{\frac{Z_{f}}{Z_{i}} \text { if } A_{i} \beta_{i} \gg 1, A_{i} \beta_{i} \gg \frac{2 Z_{1}}{Z_{i}}, \text { and }} \\
\beta_{i} \doteq \frac{Z_{L}}{Z_{f}} \tag{47}
\end{array}
$$

The approximate results are extromely useful since the conditions upon which they depend are usually very closely met.

Another useful result is the ratio of output voltage to input current. Define the gain impedance as $Z_{0} \equiv E_{L} / I_{1}$. Since $E_{L}=$ $I_{L} Z_{L}, Z_{g}=I_{L} / I_{i} Z_{L} . \quad$ But $I_{L} / I_{i} \doteq-Z_{f} / Z_{L}$ and
$Z_{0} \doteq-Z_{f}$
That is, the gain impedance, or ratio of output voltage to input current is equal to the negative of the feedback impedance, which states that if $A_{1}$ is high enough, and $Z_{1}$ is low enough, all of the jnput current flows through the feedback in pedance and produces the output voltage.

## References

1. Feedback Stabilized Tranitistor Amplifiers, D. W. Slaughter. Eleclronics, New York, N. Y., vol. 28, 1955, p. 174.
2. Some Transistor Input Stacies for High Gain DC Amplifiers, G. B. B. Chaplin, A. R. Owens. Institution of Electrical Ingincers, London, England, vol. 105, 1958, p. 249.
3. Stabilization of Wide-Band Direct-Current Amplifiers for Zero and Gain, A. W. Goldberg. RCA Review, Princeton, N. J., vol. 11. 1950, p. 296.
4. Transistor Circuits for Analog and Digital Systems, F. H. Blecher. Bell System Technical Journal, New York, N. Y., vol. 35, 1956, p. 295.

# Instabilities of Push-Pull Magnetic Amplifiers Feeding the Field of an Electric Machine 

H. F. STORM<br>MEMBER AIEE

THE CAUSES of instability of inductively loaded, center-tap magnetic anmplifiers, and the remedies for this instability are well known. ${ }^{1-4}$ If such a stabilized magnetic amplifier is used to energize the field of an electric machine, such as the shunt field of a d-c generator, the armature voltage of this machine will increase or decrease smoothly with the control voltage of the magnetic amplifier. Since the load current of the magnetic amplifier is unidirectional, the armature voltage of the d-c generator will also be unidirectional. However, in many closed-loop control systems it is necessary to obtain duodirectional out-
put of the d-c geneator. In this case the d-c generator will be equipped with two shunt fields; each shunt field is connected to a magnetic amplifier with such polarity that the magnetomotive forces produced by the two shunt fields are subtractive. Then, if the first magnetic amplifier is controlled "full on" and the second magnetic amplifier is controlled "full off," the armature of the d-c generator develops a voltage of one polarity, and if the the control to the magnetic amplifiers is reversed, the armature voltage of the d-c generator is also reversed. One may expect, furthermore, that if each magnetic amplifier is turned "one half
on," the net magnetomotive force will be zero, and, hence, that the armature voltage of the d-c generator will also be zero; one may also expect that for a gradual increase of control current of one amplifier, and a similar gradual decrease of control current of the other amplifier, the armature voltage of the d-c generator will show a gradual change. The last two expectations, however, are not likely to be fulfilled. Instead, a minute change of the magnetic amplifier control currents will cause a sudden jump of armature voltage from perlap $+50 \%$ to $-50 \%$ (or vice versa) if rated $\mathrm{d}-\mathrm{c}$ generator armature voltage and intermediate values of armature voltage will not be obtainable. This instability renders almost useless this otherwise inviting control scheme. It is suspected

[^2]
## part 2. Differential amplifiers

Direct-coupled amplifiers are commonly employed in applications where a need exists to amplify small signals or small differences between two large signals. Often, these signals are no greater than a few millivolts and require a large amount of amplification. Many cases involve very slowly varying or $\mathrm{d}-\mathrm{c}$ signals making the use of $\mathrm{R}-\mathrm{C}$ coupling impractical or impossible and the designer must necessarily resort to a direct-coupling technique.

In some instances, chopper stabilized a-c amplifiers have jeen employed wherein the signal is chopped or converted to $a-c$ at the chopping frequency, amplified, and then demodulated. Limitations involved in this scheme are the ability of choppers to work only at relatively low frequencies ard the requirement that the signal frequency be much less than the chopping frequency. However, the latter system does avoid the problem of changes in the d-c bias conditions with time, or more importantly, with temperature.

The use of direct-coupled amplifiers without chopping is attractive from the standpoint of reduction in design complication. This approach affords savings in size, weight, cost and power, and, if needed, offers higher frequency capabilities. The biggest drawback to the use of d-c amplifiers in the past has been the problem of equivalent input drift voltage. The word "drift" refers to changes in the d-c bias conditions. It is significant in low level d-c amplifiers because bias variations are indistinguishable from the input signal, thereby introducing an amplified error at the output.

Since the signal level is lowest at the input, the drift problem in the first stage is of primary importance. One method of compensating for this unwanted signal is to use a balanced input stage more commonly referred to as a differential amplifier. If both input transistors are truly identical and both vary identically with temperature, any error signal introduced by one is balanced out by the other. Sperry has recently developed a low level, silicon planar differential amplifier unit which, for reasons explained below, will permit low level signal amplification, without chopping, over the temperature extremes of $-40^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ with less than $3_{\mathrm{N}} / /^{\circ} \mathrm{C}$ of drift error.

Assuming that the two input transistors are matched at room temperature, the problem of drift is due primarily to unequal changes with temperature of three temperature - dependent parameters: leakage current, $\mathrm{I}_{\mathrm{CO}}$; current gain, $\mathrm{h}_{\mathrm{FE}}$ and the base-emitter voltage, $\mathrm{V}_{\mathrm{BE}}$. Since silicon devices are used, the contribution due to leakage may be minimized by designing for low d-c stability factor and by employing extremely low leakage transistors. The variation of hFE with temperature is approximately $1 \% /{ }^{\circ} \mathrm{C}$. If the collector current is small and is held constant by employing a constant current source in the emitter circuit, the change in the base current due to changes in $\mathrm{h}_{\mathrm{FE}}$ will be small. This small change in base drive then will cause only slight changes in the d-c base voltage.

The remaining and most important contributor to drift is the variation of $V_{B E}$ with temperature. This parameter accounts for almost all of the error signal. The temperature coefficient, $\triangle \mathrm{V}_{\mathrm{BE}} / \triangle \mathrm{T}$, is approximately $-2500 \mu \mathrm{volts} /{ }^{\circ} \mathrm{C}$. Thus if the temperature of one transistor is $1 / 1000$ of one degree different from the other, an equivalent input error voltage of 2.5 uvolts will result. It is therefore advantageous to mount the two transistors of the differential input. stage on a common thermal base preferably in one package. In this way, each will experience very nearly the same junction to ambient temperature gradient. Differences in junction temperature due to power dissipation differences between transistors may be minimized by reducing the absolute power dissipated per junction. The most direct method of power reduction involves decreasing collector current, preferably down to the 1 to 10 mamp region. While operating at these low currents, the device requirement for useful current gain must be met. Sperry differential amplifier transistors have matched beta of 50 to 150 at the 1 to $10 \mu \mathrm{~A}$ level.

As an illustration of the advantage of reduced power operation, consider the following example: the power dissipation of a device with a beta of 50 at $I_{C}=5 \mu \mathrm{~A}$ and $\mathrm{V}_{\mathrm{CE}}=1.5 \mathrm{v}$ is approximately $7.5 \mu \mathrm{~W}$. A thermal resistance of $300^{\circ} \mathrm{C} / \mathrm{W}$, produces an associated rise in junction temperature of $0.0023^{\circ} \mathrm{C}$. With conventional bias conditions of $I_{C}=100 \mu \mathrm{~A}$ and $\mathrm{v}_{\mathrm{CE}}=5 \mathrm{v}$, the power dissipation is approximately $500 \mu \mathrm{~W}$, thereby raising the junction temperature $0.151^{\circ} \mathrm{C}$. A ten percent mismatch in either collector current or collector to emitter voltage would produce approximately $0.6 \mu \mathrm{v}$ drift voltage in the first case compared to $37.5 \mu v$ error in the latter.

Another important consideration in low level amplifiers is noise. The noise decreases at low values of current as long as the leakage is much less than the collector current and good current gain is still available. Therefore, running at low currents as suggested above tends to reduce the equivalent input noise.

All of the characteristics outlined above are incorporated in Sperry low level transistors such as the 2N929A, 2N930A, 2N2523 and 2N2524. The Sperry 2N2722 differential amplifier transistor consists of two units similar in gain characteristics to the 2N930A mounted in a single can to minimize temperature differences as explained above. The individual current gains are matched at room temperature to within ten percent at a collector current of $1 \mu \mathrm{~A} . \mathrm{Also}$, the base emitter voltages ( $\mathrm{V}_{\mathrm{BE}}$ ) are matched to within 5 mv under the same current and temperature conditions.

As a demonstration of low current differential amplifier operațion, the circuit in Figure 10 was designed and built. The first stage is a Sperry 2N2722 unit (bias conditions: $I_{C}=5 \mu \mathrm{~A}$, $\mathrm{V}_{\mathrm{CE}}=1.5 \mathrm{v}$ ) while the second stage consists of two low level complementary PNP planar transistors. Since the signal level is much higher in the second stage, it is not necessary to mount this pair in a single can. The fact that low level complementary PNP units are available, offers another significant advantage in that the signal level is automatically returned towards ground. The usual resistive divider networks are thereby eliminated, and only one power supply voltage is needed.

In Figure 11, the base-emitter voltage difference versus temperature of four 2 N 2722 units is plotted. Selecting the worst case, that of Unit No. 2 , it can be seen that the $\Delta V_{B E}$ is less than 1 mv from $-50^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$.

The equivalent input drift voltage versus temperature of the complete amplifier is shown in Figure 12, with four different 2N2722 units in the input stage. Unit No. 3 produced the largest observed error.
The equivalent input drift for this worst case is only 2.25 $\mu$ volts $/{ }^{\circ} \mathrm{C}$ from $-40^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$.

The equivalent input noise voltage of the amplifier versus source resistance is shown in Figure 13, for three different bandwidths. Naturally, as the bandwidth is widened, the noise level increases. It is interesting that even a bandwidth of $1,570 \mathrm{cps}$, produces a noise level less than $0.5 \mu \mathrm{volts}$ for normal values of source resistance.

When the value of source resistance becomes very large, the noise level begins to rise. This increase in noise voltage is due to two effects. As $\mathrm{R}_{\mathrm{S}}$ increases, the stability factor ( $S=\Delta I c / \Delta I c o$ ) increases. Thus the leakage current contribution to the noise voltage is enhanced. The other contribution is due to the pure thermal noise voltage of $R_{S}$, given by $\sqrt{4 \mathrm{KT} \triangle \mathrm{F} \mathrm{R}_{\mathrm{S}}}$. This latter term obviously increases as $\mathrm{R}_{\mathrm{S}}$ becomes large.*

[^3]
## LOW LEVEL DIFFERENTIAL AMPLIFIER



II


## TYPICAL LOW LEVEL DIFPERENTIAL AMPLIFIER PERFORMANCE




## ENERATORS

 ...Countare shaft-driven, deliver equency is directly pro$e$ is independent of shaft ors or angle-measuring insing photo cells.
odel 8601
nchro Mount .... 1.437" dia. ngth .................. 1.875" to 1024 apertures
rtia....... .2 2.8 Gm-Cm² rque ... less than $0.1 \mathrm{in} .-02$.
hodel 8602
ousing Diameter .... 1.375" ength.
............. $1.375^{\prime \prime}$
. $.844^{\prime \prime}$ o to 1024 apertures ertia $. . . . \ldots \ldots . .2 .8$ Gm-Cm² prque ... less than $0.1 \mathrm{in} .-02$.
lodel 8603
nchro Mount ...... 3.4" dia. ength .................... $2.6^{\prime \prime}$ p to 5000 apertures ertia .......... 340 Gm-Cm² prque ... less than $0.1 \mathrm{in} .-02$. uilt-in amplifiers available.

GURLEY, TROY, N.Y. oot

```
RVICE CARD
```


 DESIGN DECISIONS

## Constant-Current Modules

## Use One Basic Board

## Ronald M. Mann

Transistor Products Div. Texas Instruments Inc. Dallas, Tex.

ESIGN OF transistor testing equipment requires modules capable of delivering wide ranges of constant current to devices under test. To keep labor and overhead costs to a minimum, a printed-circuit module was developed that has wide versatility.

The basic circuit module in Fig. 1 can be used for currents from the microampere to the ampere range. For low currents, the main transistor is mounted on the board. For higher currents, the transistor is mounted externally on a heat sink and a cable of three wires is run to the socket holes on the module, as in Fig. 2. The printed-circuit board is shown in Fig. 3.

Values for components and the type and number of diodes and transistors are determined from; required current, or current range if the regulator is to be made variable; worst possible condition of impedance or resistance at the output terminals of the regulator; and power available.

Input should be a relatively constant voltage source. If the requirements are not too rigid, a good Zener-diode regulated supply may be used. The heart of the system is the reference voltage across $C R_{1}$ and $C R_{2}$ and resistor, $R_{3}$ in Fig. 4. These form a stable voltage reference for the series transistors.

As the output load varies, current $I_{4}$ will


Fig. 1. Constant-current module for low-current application uses two board-mounted transistors.
instantaneously try to change. This in turn will change the voltage across $R_{1}$ and $R_{2}$, causing a change in the voltage from the emitter of $Q_{1}$ to common, with respect to the reference point. This change in emitter voltage of $Q_{1}$ compared to the constant base voltage, $E_{3}$, will cause the series transistors to change their $V_{O B}$, thereby causing a change in the output to maintain constant current.

## General Design Procedure For Constant-Current Module

In the design of a specific unit, current $I_{4}$, and the highest impedance that may be obtained by the output of the regulator must be predetermined. These will determine the maximum output voltage at a constant current.

$$
\begin{equation*}
E_{\max }=I_{4}\left(Z_{\max }\right) \tag{1}
\end{equation*}
$$

The input voltage to the regulator is

$$
\begin{equation*}
E_{\text {in }}=3 E_{\text {max }} \tag{2}
\end{equation*}
$$

With $I_{4}$ given, the transistors may be selected. For extremely low values of $I_{4}$, silicon transistors should be used so that the $I_{C B O}$ is much less than $I_{4}$. In the moderate milliampere range, germanium transistors, such as the 2N1302, 2N1306 and 2N1308, can be used. Average dissipation required of $Q_{1}$ will be:


Fig. 2. For high-current modules main transistor is cable-mounted from heat sink.


Fig. 3. Circuit board has mounting spaces for up to three transistors and three diodes.

$$
\begin{align*}
& P_{1}=V_{O B_{1}} \times I_{4}, \\
& \text { let } V_{O E_{1}}=E_{m a x} \tag{3}
\end{align*}
$$

For stable operation, the dissipation of $Q_{1}$ should be approximately a third of the total dissipation given for the devices. If this requires a device where the $I_{\text {cBo }}$ is greater than $1 / 10 I_{4}$, then $Q_{1}$ should be selected for lower maximum heating dissipation qualities and better $I_{\text {obo }}$ characteristics. In this case, the device must be mounted on a heat sink. Current $I_{2}$ should be a negligible portion of the current flowing in $R_{3}$

$$
\begin{equation*}
I_{3}=I_{2}+I_{1} \tag{4}
\end{equation*}
$$

if $I_{1}$ is very much greater than $I_{2}$ then

$$
I_{1}=I_{3}
$$

The value of $I_{1}$ should be large enough so that it corresponds to a point far down on the break of the Zener-diode voltage characteristic curve. This minimizes the effects of change in temperature and changes in $I_{2}$.

The value of $R_{3}$ is determined as follows:
Since $E_{\text {in }}$ is approximately $3 E_{\text {max }}$, all of the input voltage will appear across voltage divider $C R_{1}, C R_{2}$ and $R_{3}$. The voltage across $R_{3}$ should be approximately twice output voltage. The value of $R_{3}$ is:

$$
\begin{equation*}
E_{3}=E_{i n}-V_{z 1}-V_{z 2} \tag{5}
\end{equation*}
$$

where $V_{z 1}$ and $V_{z 2}$ are the reference voltages of $C R_{1}$ and $C R_{2}$.

Let $V_{z 1}+V_{z 2}=V_{z^{\prime}}^{\prime}$
from Eq. 4, $I_{1}=I_{3}$
then $R_{3}=V_{3} / I_{s}=V_{i n}-V_{z}^{\prime} / I_{1}$

Don't just drop any "can" over an electronic component and expect completeprotection from stray magneticfields. Completely protect tubes and transformers with carefully engineered, high-permeability shielding, fabricated to the exact requirements of your components. You get this complete protection with Magnetic Metals shielding. For highest permeability and full effectiveness, Magnetic

Metals shielding denum permalloy to provide the le ing you require.
For a discussion today. Magnetic 21st Street, Cam

## COMPLETE SHIELDING P



## urs of telephone experience

## $t$ premium performance

 uction-line prices
## ELEPHONE HANDSETS AND COMMERCIAL USE

- Lightweight • Efficient • Durable For a variety of hard-use applications


## PUSH-BUTTON HANDSET

. . for mobile radio, microwave, dictating machines, other applications. An ideal multi-purpose handset. A variety of applications permitted with output leads of the push-button switch separated from the transmitter and receiver. Ring armature gives 5 db increase in sound output over extended frequency range. Completely gold-plated carbon chamber, with improved carbon granules, gives far superior transmission quality. Signal-to-noise ratio and transmission gain increased through carefully designed housing which brings transmitter closer to user's mouth.

## FULL RANGE OF HANDSETS

## ...COLOR, TOO!

ITT Kellogg has a full line of modern, tested handsets for every application. High impact plastic housings, in a variety of non-fade colors with matching cords are available in a number of models.
OTHER INDUSTRIAL SYSTEMS COMPONENTS
ITT Kellogg designs and manufactures a broad range of reliable, durable, moderately priced electronic and electromechanical components such as magnetic data-storage drums, translation matrices, transistorized circuit modules, industrial relays, telephone-type hardware of all kinds . . . all made to the exacting highperformance standards developed by more than 60 years of design and manufacturing experience for the telephone industry.
for more information, contact your nearest representative, or send coupon today.

## EILOGG

ional Telephone \& Telegraph Corporation II Sales Department - 6650 S . Cicero Ave. Chicago 38, III. EPRESENTATIVES:


## DESIGN DECIIIONS

If $Q_{1}$ and $Q_{2}$ are needed, $R_{1}$ and $R_{2}$ are determined as follows:

Since $h_{F B}=I_{o} / I_{B}$ with $V_{C B}$ constant and if $I_{4}=I_{o}$ for $Q_{1}$
then $I_{B 1}=I_{4} / h_{F E_{1}}$
where $I_{B_{1}}$ is the base current of $Q_{1}$ and $h_{P_{E 1}}$ is the beta of $Q_{1}$.
If $I_{B 1}$ is less than one-tenth of $I_{4}$ then $Q_{2}$ is not needed. If it is greater than $1 / 10 I_{4}$ then:

$$
\text { Let } I_{B 1}=I_{E 2}
$$

where $I_{E 2}$ is emitter current of $Q_{2}$

$$
\begin{equation*}
\text { then } I_{B 2}=I_{O 2}+I_{B 2} \tag{8}
\end{equation*}
$$

since for $Q_{2}, I_{B}$ is much less than $I_{C}$.
Therefore $I_{E 2}=I_{\sigma_{2}}$

$$
\begin{equation*}
\text { Then } I_{B 2}=I_{O_{2}} / h_{F E 2} \tag{9}
\end{equation*}
$$

Assuming $I_{B}$ of $Q_{2}$ is very much less than $I_{1}$, $Q_{3}$ would not be needed. Using the base currents obtained for $Q_{1}$ and $Q_{2}$, determine the average $V_{B E}$ per unit from the input characteristic curve.

$$
\begin{equation*}
\text { Then } R_{1}+R_{2}=V_{i n}-V_{3}-V_{B E_{1} /} / I_{4}+I_{B E} \tag{10}
\end{equation*}
$$

Most of the calculated resistance should be in $R_{1}$, then $R_{2}$ can be used to trim out difference caused by the actual voltage drops.

## Design Procedure

## For Typical Application

For a practical example, a current of 0.5 ma is predetermined; the worst possible load is 6.0 v at 0.5 ma .

$$
\begin{aligned}
& E_{\text {in }}=3 E_{\text {max }} \\
& =3 \times 6=18 \mathrm{v}
\end{aligned}
$$

The power dissipation in $Q_{1}$ would be:

$$
\begin{gathered}
P_{1}=V_{O E 1} \times I_{4} \\
E_{\text {max }}=V_{O E 1} \quad I_{4}=0.5 \mathrm{ma}
\end{gathered}
$$

Then $P_{1}=6.0 \times 0.5 \mathrm{ma}=3.0 \mathrm{mw}$
A good low-leakage transistor with reasonable $h_{P B}$ and breakdown voltage is the silicon 2N338 having the following characteristics: $h_{P B}=45-150 ; P_{\max }=125 \mathrm{mw} ; B V_{O B O}=45$ $\mathrm{v} ; I_{\text {cBO }}=$ less than $1 \mu \mathrm{a}$

To find the reference point, the 1 N 700 Zener-diode characteristic curve shows that 10 ma is well down the voltage curve.


Ever figure out how much it costs to buy 10 zener ratings from 10 different manufactur. ers? We can help! Give us a list of the part numbers or specifications you need. Chances are 438 to $1^{\star}$ that we can consolidate your order and supply them all from one source ...INTERNATIONAL RECTIFIER. Try us!

## RADIO SHACK CORP.

730 COMMONWEALTH
BOSTON, MASSACHUSETTS
PHONE: RE 4-1000
230 CROWN STREET
NEW HAVEN 10, CONNECTICUT PHONE: ST 7-7121 29 HIGH RIDGE ROAD STAMFORD, CONNECTICUT PHONE: DA 5.4371
WEST HARTFORD, CONNECTICUT PHONE: AD 6-5441
*We carry over 438 IR zener types in stock... in depth. BE ALTERED FOR


UAL SIZE)
mpact method for 28 inputs or out24 different circuit 1 Speeds up circuit ing in complex ciralterable programassembly $\begin{aligned} \text { and } \\ \text { Single- }\end{aligned}$ Is can be channeled 48 circuit combinaplete specifications eries, mark reader request Shallcross

Wleross
G CO./SELMA, N.C. - swichers - atievaliors


Fig. 4. Circuit arrangement for negative constantcurrent source.

This current also is well below maximum dissipation for the diode.

Since $E_{\text {in }}=18 \mathrm{v}$
then $V_{z \text { total }}=1 / 3 E_{\text {in }}=6.0 \mathrm{v}$
The 1N700 series data sheets show 6.2 v to be closest to the $6.0-\mathrm{y}$ point, therefore, only one diode is needed for the reference.

Therefore $E_{3}=E_{\text {in }}-V_{z}$
$=18 \mathrm{v}-6.2 \mathrm{v}=11.8 \mathrm{v}$
then $R_{3}=V_{3} / I_{3}=11.8 / 10=1.18 \mathrm{~K}$
The closest standard value of resistance is 1.2 K ;
therefore $I_{s}=V_{3} / I_{3}=11.8 \mathrm{v} / 1.2 \mathrm{~K}$. $=9.84 \mathrm{ma}$.
The new value for $R_{3}$ will not affect the reference voltage of the diode.

If the design is made for the lowest possible $h_{F E}$ of 45
then $I_{B 1}=I_{4} / h_{F B_{1}}$
$=0.5 \mathrm{ma} / 45$
$=11 \mu \mathrm{a}$.
This current is well above the worst possible $I_{\text {}}$ obo given on the data sheet. Even with the highest possible $h_{F B}$ of $150,3.5 \mu \mathrm{a}$ is still far above the worst leakage given. The worst case of base drive needed is $11 \mu$ a, which is close to 900 times less than $I_{3}$ of 9.84 ma , and satisfies the condition set up in Eq. 4; where $I_{B}$ of $Q_{1}=I_{2}$ which is very much less than $I_{3}$. Therefore, neither $Q_{2} \cdot$ nor $Q_{3}$ are needed.

Finding $R_{1}$ and $R_{2}$;
From Eq. (10) where $R_{1}+R_{2}=E_{\text {in }}$
$-V_{3}-V_{B E 1} / I_{4}+I_{B E 1}$.
From the input characteristic curve for the $2 \mathrm{~N} 338, V_{B B 1}=0.64 \mathrm{v}$.
Since $I_{B 1}$ is very much less than $I_{4}$
then $R_{1}+R_{2}=18 \mathrm{v}-11.8 \mathrm{v}-(0.64$
$\mathrm{v} / 0.5 \mathrm{ma}$ )
$=18-(12.44 / 0.5)$
$=11.12 \mathrm{~K}$
therefore let $R_{1}=11 \mathrm{~K}$ a standard value, and $R_{2}=0.5 \mathrm{~K}$ pot for compensation.
The printed circuit board was designed by Electronic Fabricators Inc. of Dallas, Tex. -


# BMEWS gets utmost reliability Ward Leonard BAROHM ${ }^{\ominus}$ resi: 

Vigilance without interruption is essential in the BMEWS sys the designers and builders have to go for reliability and quality. As wave pulsing power demand grows, the load on the resistors gets si Meeting this stringent demand in continuous high-current power Barohm type resistors and assembled load banks by Ward Leonar

Reasons for selecting Ward Leonard Barohm resistors include known characteristics as: their record for extremely dependab thermal stability that handles temperature to $375^{\circ} \mathrm{C}$ on contin basis, unexcelled capacity to weight ratio, design that is ideal fo tap circuitry, and resistances of ohms; 20-340 amps. per unit, a of open or closed frames for rac mounting.

Barohm represents just one Leonard's complete line of higl ribbon resistors. For high m shock and vibration conditions W. L. Loopohm ${ }^{( }$resistors. For tent duty-select W.L. Edgeohm ${ }^{\circledR}$
Write today for Ward Leona high-current resistor application

Ward Leonard Electric Co., 77 South Street, Mount Vernon, 1 (In Canada: Ward Leonard of Canada, Ltd., Toronto)


## che emedy

## TERMINALS

$s$ one of your production nal failure is anotherpur best headache remedy.
hinals teamed with our new efficient, simple machine little or no training - is le-free way to terminate Ask us for complete details.
ree catalog
Diuision
PHILIPS CO., INC. ODE ISLAND
e No. 125
be INSULATIONS

| LRAGIAS** | EPOXY COATED CLASS |
| :---: | :---: |
| $155^{\circ}$ | $155^{\circ}$ |
| Warp Glass Filler | Straight Cut Fiberglas* |
| eric Isocyanate Type mumConformability | Fully Cured Epoxy Resin |
| tors. generators, sty relays and other equipment requirelectrical protectoughness under Stays flexible under | For ground. layer and barrier insulation in dry type transformers, slot, phase and field insulation in motors and generators where high dielectric strength, toughness and compatibility is required. |
| $\begin{aligned} & \text { Is. Rollls, Tapes } \\ & 8^{\circ} \text { and } .010^{*} \end{aligned}$ | Sheets, Rolls, Tapes .003", . $007^{\circ}$ and $.010^{*}$ |

erials will solve production problems nd electronic equipment. They were atest technological advances in the resins. As a result, finished products vith significant savings.
e from your distributor's stocks or
**Trademark Reg. Applied For.

#  

## RAPID CONSTANT-CURRENT DESIGN USING NOMOGRAPHS

RONALD M. MANN, Engr., Texas Instruments Incorporated, Dallas, Tex.

Active constant-current sources have many uses in industry, and are desirable over the highvoltage, large-resistance variety, in that a stable constant current can be achieved from short circuit to a large finite impedance provided $\mathrm{E}_{o}$ does not approach closely the voltage E1 on the emitter of the series regulator. A few examples are: forcing a constant collector or emitter current in transistor testing, forcing a constant charging current in a battery where there are charging current limits, feeding emitters of differential amplifiers to minimize drift, and use as ultra-high-impedance loads for transistor amplifiers to make high-gain voltage amplifiers.
The theory of operation and the design equations for active constant-current sources have been covered by the author in a previous article. ${ }^{1}$
Operation of a series-transistor current source of the type under discussion (Fig. 1) depends on the stable reference voltage created by the divider string made up of the breakdown diode D1 and resistor R3. The regulator strives to maintain E1 a constant. As the load requirements vary, a rapid change in $\mathrm{I}_{o}$ tries to occur, effecting a change in $\mathrm{E}_{R 1+R 2}$, making a corresponding change in E1. This change is compared to the constant E3 by Q1, Q2 and Q3 and they are biased accordingly by the constant E3 to maintain E1. This is done by changing the $\mathrm{V}_{C E}$ of Q 1 , thereby changing $\mathrm{E}_{o}$ to maintain $\mathrm{I}_{o}$ as a constant. The conditions will remain static until $\mathrm{E}_{o}$ closely approaches E 1, at which point $\mathrm{I}_{o}$ ceases to be constant and $\mathrm{E}_{o}$ remains a constant approximately equal to E1.

Requirements that must be known before starting a design are: (1) the current $\mathrm{I}_{o}$ to be supplied, (2) $\mathrm{E}_{o}$ maximum required by the load or (3) $R_{L}$ maximum that will be attained. With the first requirement and either (2) or (3) design may proceed. If there are limits as to the input voltage,

[^4]$\mathrm{E}_{\text {in }}$, and current, $\mathrm{I}_{E}$, these also need to be known; if not, they are determined in the design as follows:
Example:

$\begin{array}{ll}\text { (1) Let } \mathrm{I}_{o} & =10 \mathrm{ma} \\ \text { (2) Let } \mathrm{R}_{L}(\max ) & =1 \mathrm{k} \text {, then } \\ \text { (3) } \mathrm{E}_{o}(\max ) & =\left(1 \times 10^{3}\right)\left(1 \times 10^{-2}\right)=10 \mathrm{v}\end{array}$
Step 1. Start with nomograph No. 1. Draw a line from reference point 1 to line $2, \mathrm{E}_{o}$ maximum of 10 v . Where the line crosses line $1, \mathrm{E}_{\text {in }}$, is the required input voltage to regulator. In this case $\mathrm{E}_{\text {in }}=30 \mathrm{v}$.
Step 2. Determine the power requirements of $\mathrm{Q1}$ under operating conditions. Draw a line from line 2, $\mathrm{E}_{o}$ maximum, to line $4, \mathrm{I}_{o}$; where it crosses line 3, P1, is the power requirement. In this case $\mathrm{Pl}=100 \mathrm{mw}$.
Step 3. Note values of Pl and $\mathrm{E}_{\mathrm{O}}(\mathrm{max})$; these will be used later to help determine Q1. $\mathrm{E}_{i n}=30 \mathrm{v}$ $\mathrm{Pl}=100 \mathrm{mw}$
Step 4. Determine a value for $E_{B}$ by looking at the typical breakdown diode characteristics with


Fig. 1-SERIES-TRANSISTOR CURRENT SOURCE


Circle Service No. 722 for free reprints of above article.

CAPACITY 15 HORIZONTAL
Compact 13/ in. contr $51 / 2 \%$ ( $\pm 21 / 2 \%$ ) to 10 ambient temperatures 240 v . AC. Send for Fulton Controls Com Pa, Canada: Robertsh

Circle


Vibration fatigue tests de sign to eliminate reiects. up to 150 lbs s $-50 \%$ overl ment. Piston type mechan
with
stepless
acceleration with stepless acceleration
selective shorter frequency a given point. Controls mounted cabinet. Rated co mum capacity 23 G . Man zontal table motion. Send


Circl


## RONICS CO. <br> 400 So. Wyman St. rocxiord: IIt. USA ervice No. 129

## UIDE TO SOLDERING

en-tri-core® (energized rosin), Unire (acid filled) and Hi-core (ornic flux filled) solders made of rgin metals under controlled condions. High reliability, fast soldering.
pecial Vaculoy ${ }^{(8)}$ processed bar plder, oxide-free, improved wetting, lider, oxide-firee, improved wennecons, more joints per pound.
recision-made shapes to assure the roper amount of solder when and roper needed. Washers, discs, spheres; ther standard and special shapes.
ndium, tin, lead, gold, aluminum, nith $P$ or $N$ type dopants. Purity anges $99.999+$. Washers, discs, pheres, base tabs.
Non-activated and activated liquid osin fluxes and non-aqueous water oluble fluxes for every soldering oroblem.
E FACTS -- WRITE OR CALL FOR T BACTSLETINS OR CATALOG A-103.
a metals, inc.

## Nomographs (Cont'd)

nomograph No. 2. Choose a diode or diodes whose total breakdown voltages approximate $\mathrm{E}_{o}$ (max). This gives approximately a 2 to 1 safety factor. In this case a single 1N758 was chosen with $\mathrm{E}_{B}=10 \mathrm{v}$. Step 5. Transpose the value for $\mathrm{E}_{\text {in }}$ found on line 1 to the proper point on line 6. On line 7, locate the $\mathrm{E}_{B}$ found in step 4. A line connecting these two points crossing line 5 gives a value for E 3 . In this case $\mathrm{E} 3=20 \mathrm{y}$.
Step 6. Go to typical breakdown diode curves with nomograph No. 2 and choose a current for I1 far down on the linear portion of the curve that does not exceed the 100 mw curve. (This gives another safety factor of 2 to 1.) Il $=10 \mathrm{ma}$ was chosen.
Step 7. Since, in final analysis, I1 will be found to be approximately equal to I3, I2 will be very small. Mark the point on line 11 corresponding to I1. Transfer the value found for E3 on line 5 to the corresponding value on line 9. Draw a line between the points; where they cross line 8 and 10 will be the resistance and the power rating of R3, which in this case are $\mathrm{R} 3=2 \mathrm{k}$, $\mathrm{P}_{R 3}=200 \mathrm{mw}$.
Step 8. Find value for I2. Transfer the value for 13 on line 11 to the corresponding value on line 12. Draw a line from reference point (2) through the point on line 12 to line 13. This gives a value for I2 $($ in this case $)=100 \mu \mathrm{a}$.


Fig. 3-NOMOGRAPH No. 2


Step 9. Find a value for $\beta^{\prime \prime}$ (combined d-c beta needed, minimum). Draw line from value found for I2 on line 13 through point on line 14 corresponding to value of $\mathrm{I}_{o}$ (given initially) to point on line 15 , giving a value for $\beta^{\prime \prime}$. In this case $\beta^{\prime \prime}=100$. Step 10. With values in step (3) noted, choose a transistor for Q1, on the basis of a $\mathrm{BV}_{C E O}$ equal to or greater than $\mathrm{E}_{\text {in }}$ and a power dissipation of several times Pl. Note the device chosen and the minimum and maximum beta given for the device. In this case a 2 N 497 was chosen for Q1. This is a Texas Instruments NPN silicon power transistor. (Transistors are NPN for negative input and output currents and voltages, and PNP for positive input and output voltages.)

$$
\begin{aligned}
& \operatorname{Beta}(\min ) \approx 13=\beta_{Q 1} \\
& \operatorname{Beta}(\max ) \approx 36
\end{aligned}
$$

Step 11. Find a value for $\beta^{\prime}$. Transfer value for $\beta^{\prime \prime}$ on the left side of line 15 to corresponding point on line 16. Mark value for $\beta_{Q 1}(\mathrm{~min})$ on right side of line 15 . Connect and draw line through to left side of line 17 . This gives a value for $\beta^{\prime}$ of 8 .
Step 12. Find minimum beta required for Q 3 . Since in this case $\beta^{\prime}$ was 8 and a 2N337 chosen for $Q^{2}$ has a minimum beta of 20 , there is no need for Q3. If Q3 were needed, $\beta^{\prime}$ would be transferred to line 18 and minimum beta for Q2 indicated on the right side of line 17 . A line connecting these points intersecting line 19 gives minimum beta for Q3.
Step 13. If the exact maximum value for I2 is needed to be known for worst case conditions, insert minimum beta for Q2 from the data sheet on left side of line 17 , connect with data sheet minimum value for beta for Q1 on right side of line 15. Line 16 now gives new value for $\beta^{\prime \prime}$. Transfer this value to left side of line 15 . Draw line from it through value for $\mathrm{I}_{0}$. New value on line 13 is maximum value for I 2 in worst case conditions.
Step 14. Determine, in the case where both $\mathrm{Q}^{1}$ and $Q^{2}$ are at maximum data sheet value of beta, if the leakage current will saturate Q1. Place point on left side of line 17 corresponding to maximum beta for $Q^{2}$ and place point on right side of line 15 for maximum beta of Q1. Connect; new maximum value for $\beta^{\prime \prime}$ is given on line 16. Transfer to left side of line 15 . On line 13 mark point for maximum given $\mathrm{I}_{C B O}$ for Q ; connect points; this gives value for $I_{o}$ with no bias. If this value for $\mathrm{I}_{o}$ is not small compared to the $\mathrm{I}_{o}$ desired, then transistors with lower maximum betas must be chosen and/or leakage current in Q1 must be lowered. Since in this case both transistors are
silicon, this step can be neglected since the leakage of Q1 is less than $1 \mu$ a.
Step 15. Determine minimum power rating of Q2. Place value for minimum beta for Q1 on left side of line 15 ; draw from this point through $\mathrm{I}_{o}$ point and at the intersection of line 13 is the current in Q2. Mark this current on line 4, connect to $\mathrm{E}_{0}$ maximum point on line 2 and the minimum power for $Q^{2}$ is shown on line 3 in milliwatts. Usually this step may be omitted except when $\mathrm{I}_{o}$ is large and/or minimum beta of Q1 is very small.
Step 16. Determine $\mathrm{V}_{B E}$ of Q 1 and Q 2 . For $\mathrm{V}_{B E}$ approximation go to typical $\mathrm{V}_{B E}$ curve shown; draw line from $10-$ ma point vertically to intersect silicon line. Use minimum data sheet beta of Q1 and divide into $\mathrm{I}_{0}$ to get collector current of $\mathrm{Q}^{2}$. Draw line from this value to silicon curve. Take the two $\mathrm{V}_{B E}$ values and add, giving $\mathrm{V}_{B E}{ }^{\prime}$. In this case $\mathrm{V}_{B E}{ }^{\prime}=0.65+0.79=1.44 \mathrm{v}$.
Step 17. Find value for E 1 . Place value for $\mathrm{V}_{B E}{ }^{\prime}$ on line 20 and value for E3 from line 5 on line 22 and connect; the intersection of line 21 is the value for E 1 . In this case $\mathrm{E} 1=21.44 \mathrm{v}$. (Values in parentheses were used since E3 was larger than 10 v.$)$
Step 18. Find voltage drop across $\mathrm{R} 1+\mathrm{R} 2$ $\left(\mathrm{E}_{R 1}+R_{2}\right)$. Place value for $\mathrm{E}_{\text {in }}$ found on line 1 on line 23; transfer value of E1 found on line 22; connect points, and where line crosses line 24 is the value for $\mathrm{E}_{R 1+R 2}$. In this case $\mathrm{E}_{R 1+R 2}=8.56 \mathrm{v}$. Step 19. Find total resistance of $\mathrm{R} 1+\mathrm{R} 2$ and power dissipation. Transfer value for $\mathrm{E}_{R 1+R 2}$ found on line 24 to corresponding point on line 27. Mark value for $\mathrm{I}_{0}$ on line 25 , connect lines and where it intersects line 28 is the total resistance; intersection of line 26 is minimum allowable power rating of $\mathrm{R} 1+\mathrm{R} 2$. In this case $\mathrm{R} 1+\mathrm{R} 2$ $=856$ ohms, $\mathrm{P}_{R 1+R 2}=85.6 \mathrm{mw}$. Choose R1 as a standard value lower than the figure given and use a variable resistor for R2 to make up the difference to obtain exactly the current wanted. Step 20. (Optional.) Use this step to obtain a variable constant-current supply. Use $\mathrm{I}_{o}$ as the maximum value of current and find $\mathrm{R} 1+\mathrm{R} 2$ as in step 19. Choose a minimum value for $\mathrm{I}_{o}$ and find R1 R R2 as in step 19. Use this value for R1 $+R 2$ and subtract from this maximum value the value for $\mathrm{R} 1+\mathrm{R} 2$ at $\mathrm{I}_{o}$ maximum ( R 1 ), giving the value of the variable resistor $R 2$.

Thus, by use of the nomographs and curves, a condensed transistor catalog, pencil and paper and a straightedge, constant-current sources can be designed for a wide variety of uses with reliable results.

FEED

Eliminate costly insulat complying with U.L. and Curtis GFT feed-thru blo to ground clearance. $\therefore$. chassis. Get full details, the GFT blocks, and your more than 470 different

Circle

Thi
5700 Ela It recor in hours, mint There's ever It's a suprem The surp you cal

Even Send your cl Delivery


AUTON
KING
A Subsi

# Feedback-Stalbilized 

sTTEMPTS to build a precision transistor amplifier with gain accurately stabilized by inverse feedback have generally failed because the low input impedance of the transistors loads down the feedback network. When the transistors are replaced or when the transistor parameters vary because of aging or changes in ambient temperature, the feedback factor may vary.

A transistor differential amplifier ${ }^{2}$ employed in the first stage of a feedback amplifier provides a convenient terminal for feedback which does not load down the feedback network. In Fig. $1, e_{1}$ is the equivalent input signal of source resistance $R_{n}$ and $e_{3}$ is the equivalent feedback voltage of source resistance $R_{\sigma \text {. }}$. The stage gain is

$$
\begin{aligned}
e_{0} / e_{2} & =-e_{0} / e_{1} \\
& \approx R_{L \alpha_{2}} /\left[r_{01}+r_{c 2}+\left(r_{b 1}+R_{\theta_{1}}\right)\left(1-a_{1}\right)+\right. \\
& \left.\quad\left(r_{b 2}+R_{\sigma 2}\right)\left(1-a_{z}\right)\right] \quad \text { (1) }
\end{aligned}
$$

if $R_{.} \gg r_{r} ; R_{e}, r_{b}$ and $R_{L} \ll r_{r}$.
Subscripts differentiate between the two transistors. Equation 1 shows that the amplified signal developed across $R_{L}$ is proportional to the difference between $e_{1}$ and $e_{9}$. The presence of a small amplified signal voltage across $R_{L}$ when $e_{1}=e_{2}$ is due to common-mode effect, usually defined ${ }^{2}$ as the ratio of this signal voltage to that which is present when either $e_{1}$ or $e_{2}$ alone is amplified. Its magnitude increases as the inequalities decrease. Commonmode effect due to signal-source

Table I-Amplifier Dríft

| Input Stage | D-C Offset* |  |
| :---: | :---: | :---: |
|  | 120 F | 200 F |
| Germanium differential amplifier. | 10 to 25 mv |  |
| Single - ended silicon amplifier. | 25 mv | 120 mv |
| Silicon differential amplifier Pair 1 |  |  |
| Pair 1......... | $\underset{\text { negligible }}{3 \mathrm{mv}}$ | 10 mv |
| Pair 3. | negligible | 1 mv |
| Pair 4. | negligible | 1 mv |
| Pair 5 | 1 mv | 3 mv |
| - Baeod an initial zero | at 70 F |  |



Complete amplifier, shown actual size
resistance and common emitter resistance is

$$
\begin{equation*}
\delta \approx \frac{R_{c 1}}{r_{c 1}}-\frac{R_{o z}}{r_{c 2}}+\frac{r_{c 1}}{R_{r}} \tag{2}
\end{equation*}
$$

Typical values of $r_{c}$ and $r$, for a junction transistor are 1 megohm and 40 ohms. A source resistance $R_{n}$ of 10,000 ohms results in a com-mon-mode effect of about 1 percent.
The overall amplifer gain (Fig. 1) as determined by the feedback network is

$$
\begin{equation*}
A=\left(R_{1}+R_{2}\right) / R_{1} \tag{3}
\end{equation*}
$$

subject to two conditions. The first requires an amplifier internal gain without feedback $A^{\prime}$ much greater than gain with feedback $A$. The variation in $A$ denoted as $\Delta A$, resulting from variations in $A^{\prime}$ denoted at $\Delta A^{\prime}$, is

$$
\begin{equation*}
\Delta A=\Delta A^{\prime} A A^{\prime} \tag{4}
\end{equation*}
$$

The second condition states that gain $A$ varies in direct proportion to the amount of common-mode effect present in the differential-input stage, that is $\Delta A=\delta$. Variation in gain due to signal-source resistance $R_{n}$ or feedback circuit-source resistance $R_{p z}$ can be computed directly from Eq. 2. Increasing $R_{n}$ or $R_{\theta,}$ also reduces the differentialamplifier gain with a corresponding reduction in internal gain $A^{\prime}$. Variation in gain resulting from the factor $r_{n} / R$, can be reduced to negligible proportions by replacing $R$, with a constant-current source, as shown in Fig. 2.

Figure 3 is a feedback-stabilized

## By DEAR W. SLAUGHTER

Jet Propulsion Laboratory California Institute of Technology Pasadena, California
amplifier employing germanium junction transistors. The gain $A^{\prime}$ without feedback is about 10,000 . If $R_{1}$ and $R_{2}$ are selected for a gain of 10 , it is possible to replace either of the transistors in the input circuit with an unselected transistor. The gain of 10 does not change by more than a few tenths of one percent.

## Low-Drift Amplifier

Variations in base-to-emitter bias and collector cutoff current due to changes in ambient temperature may cause the output of transistorized $d-c$ amplifiers to drift. However, when a differential circuit is employed in the first stage of these amplifiers, equal variations in the parameters of both transistors are not amplified because of the rejection of common-mode signals. For maximum reduction of $\mathrm{d}-\mathrm{c}$ drift, matched transistors may be selected. They should be mounted in close proximity on a common heat sink.
The use of germanium transistors above room temperature in $\mathrm{d}-\mathrm{c}$ amplifiers is not recommended. Figure 4 shows a d-c amplifier employing $n p n$ silicon transistors which perform satisfactory at 200 F or higher. By employing a differential circuit in the second as well as the first stage, a worthwhile increase in common-mode rejection and a decrease in overall amplifier drift is obtained. Power-supply regulation of from 2 to 5 percent is adequate. Amplifier internal gain is about 2,500 .

Table I compares drift versus temperature of a differential amplifier employing silicon transistors with other amplifier configurations. Drift is given in terms of equiv-

# Tramsistor raplifier 

## UMMARY - Gain of transistor amplifier is accurately stabilized by

inverse feedback to avoid drift, from aging or temperature change. Amplifier can be built with silicon junction transistors for stable operation despite high ambient temperatures
alent input drift, that is that voltage which must be applied to the amplifier input terminal to return the output terminal to zero. These data assume that all the drift is generated by the transistors and none by the circuit resistances. Amplifier zero does not offset by more than a few millivolts over a period of hours or weeks if the amplifier is permitted a 20 -minute warmup.

The supply voltages applied to the output stage $T R_{\mathrm{s}}$ permit an output swing of at least $\pm 10$ volts. The 10,000 -ohm collector load resistor may be safely decreased to 2,500 ohms without exceeding the collector dissipation rating of 150 mw . Because of feedback, the amplifier input impedance may approach but never exceed the collector resistance of $T R_{1}$. The output impedance is approximately equal to the output load resistance divided by the amplifier loop gain $A^{\prime} / A$.

The resistor and capacitor connected between the collector of $T R_{\text {。 }}$ and ground provide the phase correction necessary to prevent oscillation. Their values must be determined experimentally.

The values shown were suitable for a gain of 10 . The resulting frequency-response curve is essentially flat to 10 kc , rises 3 to 6 db at 60 kc and cuts off at 150 kc .

This paper presents the results of one phase of research carried out under Contract No. DA-04-495Ord 18, sponsored by the Department of the Army, Ordnance Corps.

## References

(1) D. W. Slaughter, The Transistor Emitter-Coupled Amplifier, Wescon paper, Los Angeles, 1954.
(2) G. Valley and H. Wallman, "VacCo., Inc., New York, 1948.


FIG. 1-Transistor differential amplifies


FIG. 2-Emitter conistant-current source


FIG. 3-Feedback-stabilized amplifier using germanium junction transistors


FIG. 4-Low-drift d-e cmplifior employing apa transistors


[^0]:    R. L. Best and T. C. Stockebrand are with the Lincoln Laboratory, Massachusetts Institute of Technology, Lexington, Mass

[^1]:    Drawing illustrates the PRESKAM system for five PC boards. Flat circuit packs on boards are shown for size comparison. The five boards are released simultaneously when the cam lock is turned $90^{\circ}$ in either direction. The card guides hold the boards in position when pressure is released. Cards have connector density of 80 connections per lineal inch ( $0.025^{\prime \prime}$ centers)

[^2]:    Paper 56-730, recommended by tlie AIEE Magnetic Amplifiers Committee and ajproved by the AIEE Technical Operations Department for presentation at the AIEE Summ and Pacific General Meeting, San Francisco, Calif., June 25-29, 1956. Manuscript submitted AIril 12, 1956; made available for printing October 14, 1959.
    H. F. Storm is with the General Electric Company i Schenectady, N. Y

    The author wishes to thank Manucl Ares for the experimental information contained in this paper.

[^3]:    *For further information on differential amplifiers, write for Applications Lab Report No. 3008 - "Improving Differential Amplifier Performance by Low Current Transistor Operation".

[^4]:    1. Mann, Ronald M., "Constant Current Modules Use One Basic Board", Electronic Design; June 21, 1962; Vol. 10, No. 13; pp. 88-91.
