


R.T. KIKOSHIMA

FAIRCHILD SEMICONDUCTOR CORPORATION
PALO ALTO, CALIFORNIA

16

Box
5
L



Standard Figuring Book

No. 1602½

2	Columns to Right,	Units,	Single Page Form
3	"	"	"
4	"	"	"
5	"	"	"
6	"	"	"
6	Divided,	"	"
7	to Right,	"	"
8	"	"	"
10	"	"	Double Page Form
12	"	"	"
14	"	"	"
14	Without Name Space	"	"
16	to Right,	"	"
18	"	"	"
20	"	"	"

Unruled
Quadrille
Faint


In 150 and 300 Pages

Made in U. S. A.

A BOORUM & PEASE PRODUCT

5/21/58

Connected circuit as shown in accordance with
IBM Spec. No 557-0009 (4/11/58)



T_1, T_2 — 85-1, 85-2

T_3, T_4 — GT 2N317

T_5 — 85-3

R_b — 1K POT

R_L — 1K

C_b — variable —

"Critical coupling" could not be obtained
with the values of R_b, C_b used.

R. T. Khoshima

5/21/58

5/22/58

Increased C_B (Fig on p.1) to .004 μf . and "critical coupling" was obtained. With the rise time adjusted to 0.5 μsec as specified, the output rise time was 0.9 μsec , switching 20 ma.

Called Thermomat's regarding memory cores. No memory cores are available as yet. Possibly will have some in a few months.

R. T. Whiskering
5/22/58

5/23/58

Continued work on IBM Test. Obtained the following data for two transistors

<u>Transistor</u>	<u>β</u>	<u>R_L</u>	<u>t_r</u>	<u>R_B</u>	<u>C_B</u>	<u>P_B</u>
85-3 (1ma)	26	20k.	2.3 μsec	761.5 Ω	.01204 μf	9.16 μsec
85-3 (20ma)	36	1k	0.9	3185	.004165 μf	1.33 μsec
85-7 (1ma)	26	20k	1.4	977.9	.01204 μf	11.8 μsec
85-7 (20ma)	26	1k	0.65	925.2	.004165 μf	1.77 μsec

$$V_{cc} = 22 \frac{1}{2} \text{ volts}$$

$$t_{r \text{ in}} = 0.5 \mu\text{sec}$$

$$V_0 = 20 \text{ V}$$

5/23/58
(Cont.)

Received some sample Int'l Telmeter cores from
Jeff McKnight (Rep.) 50 T1 and 80 T5.

Quote on 10x10 matrix of 80 T5 is \$70, (x, y, inhibit
and sense.)

50 mil cores } 0.30 tested
80 mil cores } 0.20 untested.

We suggested repeating IBM test with a rise
time of 0.1 usec and current of 7.5 ma and
150 ma.

P.T. Khoshnaw
5/23/58

Calculated f_x' and C_e' from the data on page
2 using the equations in the Spec:

5/26/58

$$f_x' = \frac{\alpha_{cb01} \left(\frac{R_{u1}}{R_{u2}} - 1 \right)}{2\pi \left[\frac{R_{u1}}{R_{u2}} \left(\frac{\alpha_{cb01}}{\alpha_{cb02}} \right) \tau_{b2} - \tau_{b1} \right]}$$

Using this
data

$$C_e' = \frac{\tau_{b1} - \frac{\alpha_{cb01}}{\alpha_{cb02}} \tau_{b2}}{\alpha_{cb01} \frac{V_{cc}}{I_0} (R_{u1} - R_{u2})}$$

Transistor	f_x'	C_e'
85-3	7.8 mc	14.7 μsec
85-7	5.3 mc	17.1 μsec

4 5/26/58 (cont.)

Checked out the mercury Relay Core Driver. It is
Ready to test core.

R.T. Kiloshkin 5/26/58


5/27/58

Worked on the IBM test circuit.

R.T. Kiloshkin 5/27/58

5/28/58

Changed test circuit to the following:



$$R_T = 10K$$

Took the following data →

5/28/58 cont

TRANSISTOR	R_L	β	t_r	R_b	C_b	$T = R_b C_b$
85-3	2k 100	38 26	0.6 0.11	460 250	4165 μ ft 986	1.92 μ sec 0.246
85-2	2k 100	36 26	0.2 0.11	240 230	4165 986	1.0 0.226
85-7	2k 100	36 26	0.2 0.1	570 260	4165 986	2.12 0.256
From Gordon	104-54	2k 100	48 36	450 250	4165 986	1.87 0.246
	104-41	2k 100	32 26	270 150	4165 986	1.12 0.148
	104-40	2k 100	44 42	400 190	4165 986	1.66 0.187

$V_{cc} = 22 \frac{1}{2}$

$I_1 = 7.5 \text{ ma}$

$V_0 = 15 \text{ V}$

$I_2 = 150 \text{ ma}$

$t_{rin} = 0.1 \text{ } \mu\text{sec}$

R.T. Koshurina 5/28/58

Calculated f_x' & C_c' from above data

5/29/58

TRANSISTOR	f_x'	C_c'
85-3	27 me	14.4 μ ft
85-2	20.7	6.7
85-7	21.8	17.3
104-54	33.	11.2
104-41	41.	10.3
104-40	65.6	11.6

6 5/29/58 (cont.)

Will rerun the test with an $R_c = 40 \Omega$ for 150 ma and $V_{ce} = 8-12$ volts and a rise time as short as possible.

R. T. Khoshkuma 5/29/58

6/2/58

~~Build~~ ^{new} test chassis as shown on page 4.
R. T. Khoshkuma 6/2/58

6/3/58

Reran IBM test on new box (chassis)

<u>TRANSISTOR</u>	<u>R_L</u>	<u>$\beta(ac)$</u>	<u>t_{in}</u>	<u>R_b</u>	<u>C_b</u>	<u>$\tau = R_b C_b$</u>
85-6	780	45	150	460	4165	1.92
	39	30	30	260	986	0.256
85-2	780	34	140	400	4165	1.67
	39	24	30	230	986	0.217
85-1	780	38	150	420	4165	1.75
	39	26	30	215	986	0.212
104-54	780	45	450	310	4165	1.29
	39	32	90	300	986	0.246
104-41	780	32	350	170	4165	0.71
	39	24	50	230	986	0.227
104-40	780	37	250	270	4165	1.13
	39	36	40	160	986	0.157

$V_0 = 6V$

$t_r(in) = 30$ nsec.

$V_{ce} = 8V$

R. T. Khoshkuma
6/3/58

Calculated f_c' and C_c' from the data on P. 6.

<u>Transistor</u>	<u>f_c'</u>	<u>C_c'</u>
85-6	23.6 mc	34.8 μ ft
85-2	23.	40.7
85-7	25.9	38.3
104-54	19.3	19.5
104-41	18.2	13.
104-40	53.5	26.5

Run the test for 85-6 with $V_{cc} = 8, 9, 10, 11, 12$ volts

Transistor	V_{cc}	150ma		75ma		T_{p2}	T_{b1}	f_c'	C_c'
		R_b	C_b	R_b	C_b				
85-6	8V	275	986	510	4165	0.271	2.12	23.8mc	38.5 μ ft
}	9	260	"	460	"	0.256	1.91	23.5	30.6
	10	250	"	440	"	0.246	1.83	24.5	26.2
	11	250	"	430	"	0.244	1.75	24.1	32.5
	12	250	"	405	"	0.246	1.67	23.8	19.5

$V_0 = 6V$
 $t_r(in) = 30 \mu$ sec.

$$\left. \begin{aligned} f_c' &= \frac{136}{30T_{p2} - C_{b1}} \\ C_c' &= \frac{T_{b1} - 1.5T_{p2}}{5560 V_{cc}} \end{aligned} \right\} 85-6$$

R.T. Kishorenia 6/4/58


8

6/5/58

Took characteristics on 4-#80T5 cores.

Reset NI \approx 3AT

Core	$\frac{V_p}{N}$	τ_{s10}	τ_{s5}	τ_p	NI
1	-	-	-	-	275MAT
2	m	-	-	-	
3	-	-	-	-	
4	-	-	-	-	
1	-	-	-	-	300MAT
2	5 mv	40 msec	40 msec	14 msec	
3	-	-	-	-	
4	1 mv	50	50	18	
1	-	-	-	-	320
2	3.5	40	40	9	
3	3	40	40	14	
4	2	40	40	13	
1	3	35	35	11	340
2	5.5	40	40	6.2	
3	6.	35	35	8.2	
4	4.	40	40	8.5	
1	5.5	30	40	6.0	360
2	7.5	30	35	4.7	
3	9.	25	30	5.3	
4	6.	30	30	5.8	
1	9.	25	30	3.8	380
2	10.5	18	20	3.6	
3	11.	20	24	4.0	
4	9.	20	23	4.3	
1	11.5	17	20	3.0	400
2	13.5	16	18	3.0	
3	14.5	16	18	3.2	
4	11.5	17.5	20	3.3	
1	15.5	13.4	16.	2.3	420
2	17.0	12	14.	2.5	
3	17.5	12	13.7	2.7	
4	15.0	13.4	15.8	2.9	
1	20	10.8	13.7	1.9	440
2	20	9.9	11.0	2.1	
3	22	9.9	10.6	2.3	
4	19	11.3	12.8	2.5	



6/5/58 (cont) ⁹

Core	$\frac{V_p}{N}$	T_{s10}	T_{s5}	T_p	NI
1	25.5 $\frac{mv}{\mu}$	8.9 μsec	10.3 μsec	1.55 μsec	460 MAT
2	24.0	8.1	8.7	1.9	
3	27.0	7.6	8.5	2.0	
4	23.0	8.9	9.9	2.1	
1	30.0	7.1	8.5	1.4	480
2	29.0	6.8	7.8	1.65	
3	32.0	6.5	7.1	1.7	
4	27.0	7.3	8.1	1.85	
1	36.0	5.7	6.8	1.2	500
2	34.0	5.7	6.6	1.5	
3	38.0	5.5	6.3	1.5	
4	33.0	6.0	6.9	1.65	
1	42.0	4.6	5.6	1.2	520
2	39.0	5.0	5.7	1.4	
3	42.0	4.7	5.3	1.4	
4	37.0	5.5	6.0	1.5	
1	50	3.5	4.6	1.0	540
2	44	4.3	5.0	1.7	
3	48	4.2	4.5	1.3	
4	43	4.5	5.1	1.3	
1	66	2.9	3.3	0.83	580
2	56	3.3	3.7	1.05	
3	62	3.15	3.6	1.05	
4	55	3.4	3.9	1.1	
1	58	3.3	3.9	0.87	600 560
2	50	3.8	4.25	1.15	
3	56	3.5	4.0	1.15	
4	48	4.0	4.5	1.25	
1	75	2.4	2.85	0.78	600
2	64	3.0	3.45	0.93	
3	70	2.8	3.1	0.92	
4	62	3.0	3.5	1.0	
1	143	1.25	1.45	0.45	800
2	115	1.56	1.76	0.56	
3	125	1.50	1.70	0.56	
4	115	1.58	1.8	0.58	


10 6/5/58 cont.

Core 3 is average for the 4 cores tested. Will plot $\frac{1}{\tau_s}$, $\frac{1}{\tau_D}$, $\frac{V_D}{N}$, for core #3 from the preceding data.

NI	τ_{s10}	τ_{s5}	τ_D	$\frac{V_D}{N}$	$\frac{1}{\tau_{s10}}$	$\frac{1}{\tau_{s5}}$	$\frac{1}{\tau_D}$
275 MAT	~	-	-	-			
300	40	40	14	2			
320	40	40	14	3	.0250	.0250	0.0714
340	35	35	8.2	6	.0286	.0286	.122
360	25	30	5.3	9	.0333, .0400	.0333	.189
380	20	24	4.0	11	.0417, .0500	.0417	.250
400	16	18	3.7	14.5	.0556, .0625	.0556	.312
420	12	13.7	2.7	17.5	.0730, .0833	.0730	.370
440	9.9	10.6	2.3	22	.0943, .101	.0943	.435
460	7.6	8.5	2.0	27.0	.132	.118	.500
480	6.5	7.1	1.7	32.0	.154	.141	.588
500	5.5	6.3	1.5	38.0	.182	.159	.667
520	4.7	5.3	5.3/4	42	.213	.189	.714
540	4.2	4.5	1.3	48	.238	.222	.770
560	3.5	4.0	1.15	56	.286	.250	.870
580	3.15	3.6	1.05	62	.317	.278	.951
600	2.8	3.1	0.92	70	.357	.322	1.09
800	1.5	1.7	0.56	125/100	.666	.589	1.79

RT Kekoshima 6/5/58


6/6/58

Plotted the above data 

The curves indicate too high a value of full select current for our transistors. Called Jeff Motwright about 5075 cores - they have no samples available.

Ray Kekoshima
6/6/58

CHARLES BRUNING COMPANY, INC.
 10 x 10 to the half inch.
 NO. 7000
 CONSTRUCTOR'S CROSS SECTION
 PRINTED IN U. S. A.



T.T. Kikoshima
 6/6/58

6/9/58

Measured the linear (saturated) inductance of the core (8075).

measured: $\frac{di}{dt} = \frac{200 \text{ ma}}{6 \text{ msec}}$

$$L \frac{di}{dt} = 250 \text{ mV}$$

$$L = \frac{(250 \text{ mV})(6 \text{ msec})}{200 \text{ ma}} = 7.5 \times 10^{-9} \frac{\text{Webers}}{\text{amp}}$$

$$= 7.5 \text{ mhenry}$$

Since, ^{measured} rise times were scope limited, measurement should be taken again or Also, air coupling should be minimized.

Geo Allen measured the DC β for the transistors tested on pages 6, 7.

transistor	β_{dc1}	β_{dc2}
	7.5ma @ 10V	150ma @ 10V
85-6	45	37.5
85-2	30	30.0
85-7	33	37.0
104-54	41.5	41.0
104-91	35.0	33.5
104-40	30.0	38.0

Use the DC β in the calculation for $f_{\alpha'}$ and C_c' .
 Planned WMS study co., reps for Ferralube paper for
 info on their M3 core. They will mail information

6/9/58 cont. 13

Picked up 4 - General Ceramics F 394 - 53
 4 - " " " F 426 - 53

from Geo Owens, IBM San Jose.

R.T. Kleshewia 6/9/58


Tested 2 - F 394 - 53 Ovens.

General Ceramics		F 394 - 53			ROSET NI ≈ 3 AT.	
NI	Coil	$\frac{V_p}{N}$	T_p	T_{s10}	$\frac{1}{T_p}$	$\frac{1}{T_{s10}}$
230 mAT	1 2	- -	- -	- -	- -	- -
250 mAT	1 2	1.5 mv 1.5	? ?	40 μ sec 50	- -	0.025 μ sec ⁻¹ 0.02
300 mAT	1 2	65 mv 6 mv	8.5 μ sec 8.5	22 20 μ sec	0.118 μ sec ⁻¹ 0.118	0.045 0.050
350 mAT	1 2	10 mv 11 mv	4.5 4.5	13 12	0.222 0.222	0.077 0.083
400	1 2	16.5 18 mv	2.8 2.9	8.5 8	0.357 0.345	0.118 0.125
450	1 2	24 26	1.9 2.0	5.5 5.2	0.526 0.500	0.182 0.192
500	1 2	34 36	1.45 1.5	3.9 3.7	0.640 0.667	0.256 0.270
550	1 2	44 46	1.1 1.15	3.0 2.75	0.910 0.870	0.333 0.364
600	1 2	58 63	0.90 0.92	2.3 1.15 2.2	1.11 1.09	0.435 0.455
800	1 2	120 125	0.48 0.50	1.18 1.15	2.08 2.00	0.862 0.885

CONSTRUCTOR'S CROSS SECTION
PRINTED IN U. S. A.

NO. 7066

CHARLES BRUNING COMPANY, INC.
10 x 10 to the half inch.



RT Kikoshin
6/10/58

6/10/58 (cont)

Measured $L(\text{Sat})$ for the General Ceramics F396-53

$$\frac{di}{dt} = \frac{200 \text{ ma}}{6 \text{ msec}}$$

$$L_{\text{Sat}} \frac{di}{dt} \approx 200 \text{ mv}$$

$$L_{\text{Sat}} = \frac{200 \text{ mv} \cdot 6 \text{ msec}}{200 \text{ ma}} = 6 \text{ mhenry} / \text{turn}^2$$

Phoned Bob Allen of Cochran + Barron, San Mateo, Calif for General Ceramics.

Quoted: 10x10 5-2.50
F394-55 0.25 la min 100

He will send samples and literature.

R. T. Klooskin 6/10/58

6/11/58

Tested 50 T1 INTERNATIONAL THERMETER SAMPLE.

NI	$\frac{V_p}{N}$	τ_0	τ_s	$\frac{1}{\tau_p}$	$\frac{1}{\tau_s}$
0.335	—	—	—	—	—
0.350	7.5 mv	5.4 msec	16 msec	0.185 msec ⁻¹	0.062
0.400	7.8 mv	1.35	9 msec	0.790	0.111
0.450	17.0 mv	0.75	4.9 msec	1.33	0.204
0.500	31.0 mv	0.49	2.85	2.04	0.351
0.550	47.7 mv	0.37	1.85	2.70	0.540
0.600	68.0 mv	0.28	1.18	3.57	0.848
0.800	155.	0.15	0.52	6.67	1.920


RESET NI = 3.0 A.T.

RISE TIME < 20 msec.

CONSTRUCTOR'S CROSS SECTION
PRINTED IN U. S. A.

NO. 700G

CHARLES BRUNING COMPANY, INC.
10 x 10 to the half inch.



R.T. Kikoshkin
6/11/58

INTERNATIONAL TELEMETER 50 T I

NI	RESET NI = 0.4		RESET NI = 50		RESET NI = 0.60				
	$\frac{V_p}{N}$	T_s	$\frac{V_p}{N}$	T_s	$\frac{V_p}{N}$	T_s			
0.35	28 mV	0.8	22.4	48 mV	0.45 μ sec ^{21.6}	70 mV	0.3 μ sec	21.	
0.40	33	1.15 1.08	38.	72 mV	0.56	40.3	110	0.36	39.6
0.45	32	1.5	48	74	0.72	53.3	123	0.44	54.1
0.50	28	1.82	51	70	0.85	59.5	123	0.50	61.5
0.55	24	2.2	52.8	66	0.96	63.3	117	0.57	61.7
0.60	21	2.7	56.7	61	1.12	67.3	111	0.63	69.9
0.65									

NI	Reset NI = 70		T_s	With a constant reset, varied Read current
	$\frac{V_p}{N}$	T_s		
0.35	90 mV	0.24 μ sec	21.6	the write current and
0.40	145 μ	0.28	40.6	measured the corresponding
0.45	170	0.34	57.8	peak volts per turn and
0.50	170	0.36	61.1	the switching time at
0.55	167	0.39	65.1	read time.
0.60	162	0.42	68.	The plotted results show
0.70	155	0.48	74.4	the effect of read current
0.80	148	0.50	74.	on the core response -


The cores under actual operating conditions i.e., $NI_R \approx NI_W$, will perform much better than the curves on page 16 indicate.

R.T. Kibakawa 6/12/58

CONSTRUCTOR'S CROSS SECTION
PRINTED IN U. S. A.

NO. 700 G

CHARLES BRUNING COMPANY, INC.
10 x 10 to the half inch.



R.T. Kikoshvina
6/12/58

6/13/58

Since the 5071's are too "stiff" for our application,
have ordered 100 - General Ceramics F769-55
cores 050 x 030 x 015.


Started to look at some PNP's.

R. T. Kershner 6/13/58

6/10/58

Phoned Jack Stemer, Application Eng for RCA in regard
to the availability of ferrite plate memories.
Was referred to Bob Harlan. Bob Harlan will
be back on the west coast next week.

Switched the group's "on" and "off" with the
Hj relay driver. The rise time, switching 100ma,
was 60 μ sec. The fall time (turn off) was
about 3.5 μ sec.



R. T. Kershner
6/10/58

20

6/20/58

Sprague 4-79 tape cores.

Rest NI \approx 4.5 AT

NI	τ_s	τ_p	$\frac{V_p}{N}$	$\frac{1}{\tau_s}$	$\frac{1}{\tau_p}$
.120	—	—	—	—	—
.150	~	~	~	~	~
.200	24 μ sec	7	9 mV	.0417 μ sec ⁻¹	.143
.250	7.3	2.8	28	.137	.357
.300	8.7	1.5	54	.270	.667
.350	2.4	.98	82	.417	1.02
.400	1.76	.7	110	.568	1.43
.450	1.38	.52	140	.725	1.92
.500	1.14	.41	170	.887	2.44
.550	0.93	.33	200	1.075	3.03
.600	0.80	.22	235	1.25	4.55

no switching
Some switching


R.T. Kekkonen
6/20/58

6/23/58

Measured Φ_T for Sprague 4-79 tape cores

$$\Phi_T \approx 15 \text{ lines}$$


CHARLES BRUNING COMPANY, INC.
10 x 10 to the half inch.
NO. 7006
CONSTRUCTOR'S CROSS SECTION
PRINTED IN U. S. A.



R T Kikoshima
6/20/58


6/23/58 (cont.)

Connected up the following circuit



The circuit is ~~a~~ degenerative, i.e., once the input pulse is removed, the current flowing in the collector circuit will reverse the flux in the core. The ^{resultant} current flowing in the base circuit is in a direction to turn the PNP switch "off." Circuit is not working properly.

R.T. Kibbenia 6/23/58



6/20/58

With the above circuit, 130 ma pulses approx 0.5. used wide at the base were generated. The PNP used had poor BV_{CEO} characteristics.

6/24/58 (cont)

First circuit shown on preceding page (22) did not work.


R T Khoshkima 6/24/58

6/25/58

Tried a different PNP in the circuit shown on page 22 bottom. Switched 100 ma with $V_b = 30$ volts. Operation was better than with the first PNP tried.

Took rough measurements of the power gain
 $P_i \approx 1.5$ watts (not including I²R of 512 resistor)
 $P_o \approx 6.5$ watts

Tried another pulse circuit suggested by the Grenier.




Circuit would not turn off. The feedback capacitor may not be large enough.

R T Khoshkima
 6/25/58

6/27/58


Constructed the following circuit.



Circuit tended to stay "on" when ^{input} pulses were of an amplitude to just overcome the 6V bias.

6/27/58 (cont.)


when the pulses were much greater (turning it "on" harder),
 the switch would turn "off" with the fall of the
 input pulse.



The reason for this action is not yet fully understood
 R.T. Khoshdel

To get an idea of the speed of the 608 circuits,
 had the following MV built.


7/1/58.




No measurements were made. Circuit quoted by
 R.T. Khoshdel
 7/1/58

7/2/58

Set up the following circuit to observe the turn-off characteristic of the PNP switch.




Turned the switch "on" with neg sync pulse from the HP 212A and turned it "off" with the positive output pulse. Observed the ^{base} current with across R.



The relationship between the turn off delay, T, and the current I is shown above. R = 100Ω.

Using a 60S single shot built.

P. T. Chakravarti
7/2/58



R.T. Kikoshvili
 7/7/52

7/7/58

Observed the DC "on" currents on the PNP.
Took no data.

Tested some GE cores from Dr. Grunich.
NI (Reset) = 4.5 ampere turns

NI _{set}	τ_s	τ_p	$\frac{V_p}{N}$	$\frac{1}{\tau_s}$	$\frac{1}{\tau_p}$
280 mA T	—	—	—	—	—
300	~ 35 μ sec	11 μ sec	3.5 mV	0.0286 μ sec ⁻¹	0.091 μ sec ⁻¹
350	9.1	2.5	16.5	0.11	0.40
400	4.4	1.3	37.	0.227	0.77
450	2.7	0.85	63.	0.37	1.18
500	1.9	0.61	90.	0.526	1.64
550	1.45	0.48	120.	0.67	2.08
600	1.17	0.40	152	0.855	2.5

NI_{reset} } = 400 mA turns
 NI_{set} } τ_s 1.64 μ sec τ_p 0.7 μ sec, $\frac{V_p}{N}$ 63 mV

This core apparently lies somewhere between the General Ceramics S₁ and S₃ (now designated S₄ x S₅)


Pat Whorson
7/7/58

7/8/58

Continued work on the PNP Switch.

R.T. Koshkin 7/8/58

7/9/58



With the circuit as shown, observed the turn off currents and voltage.

The diode was added to prevent base-emitter breakdown. Since

the base-emitter turn off source voltage is limited by the breakdown,


a low impedance ^{base} circuit is necessary for high current.

The turn off current - delay characteristic was too complex


to record. A definite minimum turn off delay of

~ 1 usec was observed, apparently independent of the turn off current. This could have been a limitation of the source.

To switch higher currents the following circuit was connected.



was able to switch 250 ma



Destroyed one PNP (120-53).

R.T. Khoshkumi 7/9/58

7/10/58

With the circuit as shown on page 28 bottom, destroyed
to 120-52 ~~when~~ in an attempt to switch 300 ma.
120-52 now has a very low avalanche breakdown.


Measured some of the parameters of the PNP's available
for future use. Will complete the data tomorrow.

R.T. Khoshkumi 7/10/58

7/11/58

Completed the measurements on the PNP's.

Added an RC protective circuit as shown



The maximum
current switched
was approximately
280 ma.

Sergey Deyan.

R.T. Khoshkumi
7/11/58

PNPN

Batch No. _____

FT-4000 PREPRODUCTION EVALUATION SHEET

Device No.	I_c	ma	ma	ma	XXXXXX	$I_{\mu a}$	150ma	100 150ma	150ma	XXXXXX	XXXXXX	
	I_b	XXXXXX	XXXXXX	XXXXXX	1.2 ma	XXXXXX	XXXXXX	15ma	15ma	XXXXXX	XXXXXX	
	V_c	XXXXXX	XXXXXX	XXXXXX	XXXXXX	XXXXXX	10v	XXXXXX	XXXXXX	10v	XXXXXX	
		XXXXXX	$R = \Omega$	XXXXXX	XXXXXX	XXXXXX	XXXXXX	XXXXXX	XXXXXX	XXXXXX	$I_E = 10ma$	XXXXXX
	Date	BV_{CEO}	BV_{CER}	BV_{CBO}	BV_{BE0}	V_{CBO}	I_b	$V_{CE(Sat)}$	$V_{BE(Sat)}$	C_{OB}		Class
120-70	200+		Sloppy	Sloppy			1.0					
-25	90V			Sloppy			1.0					
-												
-42	90V				7.9		0.95					
-43	200+				8.2		1.0					
-46	200+				7.6		1.0					
-47	28V				8.3		1.0					
-48	200+				8.5		0.97					
-49	6V				8.2		0.96					
-50	62				8.0		0.98					
-51	28				7.3		0.95					
-53	100+		Emitter open				-					
-55	55V				8.5		1.0					
-58	200+				8.6		1.08					
-60	200+				8.4		1.0					
-61	200+				8.6		1.0					
-62	5V				8.4 Sharp		0.96					
-63	200+				5.8 round		0.97					
-64	200+				8.6		0.96					

PNP

Batch No. _____


PT-4000 PREPRODUCTION EVALUATION SHEET

Device No.	I_c	ma	ma	ma	XXXXXX	I_b	150ma	150ma	150ma	XXXXXX		XXXXXX	
	I_b	XXXXXX	XXXXXX	XXXXXX	. \checkmark ma	XXXXXX	XXXXXX	15ma	15ma	XXXXXX		XXXXXX	
	V_c	XXXXXX	XXXXXX	XXXXXX	XXXXXX	XXXXXX	10v	XXXXXX	XXXXXX	10v		XXXXXX	
		XXXXXX	$R = \Omega$	XXXXXX	XXXXXX	XXXXXX	XXXXXX	XXXXXX	XXXXXX	XXXXXX	$I_E = 10ma$		XXXXXX
	Date	BV_{CEO}	BV_{CER}	BV_{CBO}	BV_{BE0}	V_{CBO}	I_b	$V_{CE(Sat)}$	$V_{BE(Sat)}$	C_{OB}			Class
120-65		200+			8.4		.95						
-66		200+			5.5 round		.92						
-67		200+			emitter open		0.95						
-68		70V			8.2		.95						
-69		200+			8.3		.95						
-70		200+			8.5		.95						
-71		200+			8.4		.98						
-72		200+			12 sloppy		2.6 (2)						
-73		27V			8.7		.98						
-74		2A			8.4		.97						
-75		200+			8.7		1.05						
-76		200+			7.8		.96						
-77		112			7.9		1.03						
-78	good	200+			8.5		.98						
-79		200+			4.6 sloppy		.97						
-80		200+			7.8		.96						
-81		140+			7.3		1.0						
290													

7/14/58

V. Grinich suggested that I look at the turn-off of the PNP for some current-time relationships. Started to set-up the circuit.

Started building a metronome for Gordon Morse. Circuit will be something like this.



R.T. Kershner 7/14/58

7/15/58

Completed the metronome.

R.T. Kershner 7/15/58

Took switching data for the Allen-Bradley T₂-6 Core (0.030" 00). Brake the other samples, T₃-8, before any measurements were taken.

7/18/58

NI	T _s	T _p	V _p /N	1/T _s	1/T _p
.1	-	-	-	-	-
.15	8 (?) μsec	3 (?) μsec	1.5 mV	0.125 μsec ⁻¹	0.333 μsec ⁻¹
.2	4.5	1.25	5.	0.222	0.8
.25	1.8	0.7	11.	0.555	1.43
.3	1.1	0.5	18.	0.91	2.0
.4	0.6	0.27	37.	1.67	3.7
.5	0.38	0.17	58.	2.63	5.9
.6	0.27	0.12	87	3.70	8.3

NI_{reset} = 1.5 AT.


Curve on next page.

R.T. Kershner

CONSTRUCTOR'S CROSS SECTION
PRINTED IN U. S. A.

CHARLES BRUNING COMPANY, INC.
10 x 10 to the half inch.
NO. 700 G


$\frac{1}{T_2}, \frac{1}{T_P}$ μSEC^{-1}



R.T. Kakoshani
7/18/58

7/25/58

Set up circuit for ~~the~~ pulsed collector family.



R.T. Khorshina 7/25/58

8/1/58


Took the switching characteristics of the Allen Bradley Tz-6 core with the reset current ^{mmf} equal to the set mmf. This test will give more realistic results for a core operating in a coincident current memory.

$N I_R$ MIS	T_r	T_f	$\frac{V_p}{N}$	$\frac{1}{T_s}$	$\frac{1}{T_r}$
0.25 A7	1.2 μs	0.5 μs	16 mV	0.825 μs^{-1}	2.0 μs^{-1}
0.30	0.8	0.36	25 mV	1.25	2.78
0.35	0.6	0.28	34 mV	1.67	3.57
0.40	0.47	0.21	44 mV	2.13	4.76
0.45	0.38	0.17	56 mV	2.63	5.89
0.50	0.31	0.15	68 mV	3.22	6.67
0.55	0.27	0.13	83 mV	3.70	7.70
0.60	0.23	0.11	95 mV	4.35	9.10

ALLEN-BRADLEY T2-6
 READ (RESET) NI = WRITE NI



KYM 10 X 10 TO THE 1/2 INCH 350-11
 MADE IN U.S.A.

1/4 MILLI SECS X 10
 $\frac{1}{N}$



8/1/58 R.T. K. Kochan

Equivalent Ccts (H.F.) 3ome



Equivalent generator impedance, \$z_g\$

$$z_g = \frac{-(R_b' + R_{c1}) + j\frac{1}{\omega C_{c1}}}{1 + j\frac{\omega R_b' C_{c1}}{\alpha}}$$

$$\frac{1}{Y_{11b}} = z_e' + \frac{R_b' [1 - \alpha + j\omega R_{c1} C_{c1}]}{1 + j\omega C_{c1} (R_b' + R_{c1})} \approx z_e' + \frac{R_b' [1 - \alpha]}{1 + j\omega R_b' C_{c1}}$$

Let $\frac{1}{Y_{11b}} - z_e' = A + jB$ and $\alpha = a - jb$

then $R_b' = \frac{(1-a)A + bB}{(1-a)^2 + b^2}$

$$C_{c1} = \frac{[(1-a)^2 + b^2] [bA - (1-a)B]}{\omega [(1-a)A + bB]^2}$$

$\frac{(1-a)}{b} = \frac{A}{B}$ critical case

8/5/58

Since $\alpha = a - jb$ was not known at 30 me, the restriction on α when $|h_{fe}| @ 4 me$ is given was determined.

$$\left| \frac{\alpha}{1-\alpha} \right| = |h_{fe}|$$

$$\alpha = a - jb$$

$$\frac{\alpha}{1-\alpha} = \frac{a - jb}{1-a + jb}$$

$$\left| \frac{\alpha}{1-\alpha} \right| = \left[\frac{a^2 + b^2}{(1-a)^2 + b^2} \right]^{\frac{1}{2}} = |h_{fe}|^2$$

$$a^2 + b^2 = |h_{fe}|^2 [1 - 2a + a^2 + b^2]$$

$$(|h_{fe}|^2 - 1)b^2 = -(|h_{fe}|^2 - 1)a^2 + 2|h_{fe}|^2 a - |h_{fe}|^2$$

$$b = \left[-a^2 + \frac{2|h_{fe}|^2 a}{|h_{fe}|^2 - 1} - \frac{|h_{fe}|^2}{|h_{fe}|^2 - 1} \right]^{\frac{1}{2}}$$

R.T. Kleshchin
8/5/58

Rec'd 100 General Ceramic cores F 769 - 55

8/13/58

.030" x .050" @ 4 me.

R.T. Kleshchin
8/15/58

8/14/57

General Ceramics

F 769 - 55

$$NIR = 3 \text{ Amper Turns}$$

NIW	τ_s	τ_p	$\frac{V_o}{N}$	$\frac{1}{\tau_s}$	$\frac{1}{\tau_p}$
150 MAT	-	-	-	-	-
5 200	25 μsec	8 μsec	2 mV	.04 μsec^{-1}	.125 μsec^{-1}
4 250	11 μsec	2.6	7.5	.091 μsec^{-1}	.416
3.3 300	6.1	1.3	16	.164	.83
2.86 350	3.3	0.85	27	.303	1.18
2.5 400	2.1	0.63	42	.476	1.59
500	1.1	0.38	73	.910	2.63
600	0.7	0.26	112	1.43	3.85

$$NIR = NIW$$


NIW	τ_s	τ_p	$\frac{V_o}{N}$	$\frac{1}{\tau_s}$	$\frac{1}{\tau_p}$
100 MAT	-	-	-	-	-
200 150 μ	5	2.2	8 mV	0.2 μsec^{-1}	0.455
250	3.2	1.5	18 μV	0.322	0.667
300	2.7	1.0	29 mV	0.455	1.0
350	1.7	0.78	41	0.588	1.28
400	1.3	0.6	55	0.770	1.67
500	0.81	0.38	86	1.23	2.63
600	0.59	0.26	125	1.70	3.84

CONSTRUCTOR'S CROSS SECTION
PRINTED IN U. S. A.

NO. 700 G

CHARLES BRUNING COMPANY, INC.
10 x 10 to the half inch.

V_p millivolts / turn



8/14/58
BTK

8/14/58
cont

Comparison of test results:

$$NI_w = NI_R = 0.200 \text{ AT}$$

	Allen Bradley	ours
Peak Voltage per turn	0.01 V/turn	0.0085 V/turn
Switching time	1.2 μ s	1.7 μ s
Load Resistance / turns ²	49 Ω /turn ²	51 Ω /turn ²

8/18/58
A more practical test for memory cores is to set $NI_{\text{read}} = 2NI_{\text{write}}$. Then increasing NI_{write} from zero to the threshold of switching will determine the maximum half-select current.

Allen Bradley Tib

$$\text{MAX HALF SELECT} = 110 \text{ mA-turns}$$

$$\text{Half Select} = 100 \text{ mA-turns}$$

$$\text{Full " } = 200 \text{ mA-turns}$$

$$\frac{V_p}{N} = 6 \text{ mV/turn}$$

$$\tau_s = 1.7 \text{ } \mu\text{s}$$

$$\tau_p = 0.7 \text{ } \mu\text{s}$$

8/18/58
Ant

General Ceramics F764-55

MAX HALF SELECT = 200 mA-Turns

FULL SELECT = 400 mA-Turns

$$\frac{V_0}{N} = 48 \text{ mV/turn.}$$

$$\tau_s = 1.1 \text{ usec.}$$

$$\tau_p = 0.36 \text{ usec.}$$

Full select = 300 mA-Turns

$$\frac{V_0}{N} = 33 \text{ mV/turn}$$

$$\tau_s = 8 \text{ usec.}$$

$$\tau_p = 1 \text{ usec.}$$

General Electric Cores

A 7151990

Max half select. 235 mA-Turns

Full select = 400 mA-Turns

$$\frac{V_0}{N} = 58 \text{ mV/turn}$$

$$\tau_s = 1.55 \text{ usec}$$

$$\tau_p = 0.7 \text{ usec}$$

A 7152019

Max half select 250 mA-Turns

Full select 400 mA-Turns

$$\frac{V_0}{N} = 40 \text{ mV/turn}$$

$$\tau_s = 1.9 \text{ usec}$$

$$\tau_p = 0.96 \text{ usec.}$$


So for the General Ceramics F764-55 has the best characteristics of the commercially available cores -

R.T. Kikoshima.
8/18/58

8/19/58


Discussed the yoked VI plate with R.H. Beson.

8/19/58



R.T. Khoshkima 8/19/58


8/20/58
 Read the paper by J.J. Suran, "Transistor Monostable Multivibrators for Pulse Generation", Proc IRE June 58.
 Would like to try this circuit for the single shots for the read and write core driver pulses.



R.T. Khoshkima 8/20/58

8/21/58

Scuran's circuit:



T_1, T_2 - RCA 2N384 (Q1FT)

DN_1, DN_2 - A1D 6552 (Silicon)

DF_1, DF_2, D_T - Syc 1N119 Germanium

GIVEN: $E_{CC} = 22\frac{1}{2} V$

$E_B = 1.5 V$

$\Delta I_{C2} = 10 mA$

$\Delta V_{C2} = 20 V$

$T_0 = 3 \mu sec$

$T_{min} = \text{---}$

Calculated: $R_{k2} = R_{k1} = 2k$ $C = .01 \mu f$

$R_k = 18k$

$R_D = 4.7k$

$R_{B1} = 2900 \Omega$

$C_k = 156 pF$

$R_{B2} = 4.7k$

8/21/58 cont

Connected the circuit with the ^{calculated} values. Circuit did not operate because both T_1 and T_2 were "off". Shunted R_k with $33k$ (resistor now $\approx 14.5k$). The circuit then operated, but the pulse duration, T_D was $\approx 50\mu sec$. In order to get $3\mu sec$ with the other ^{circuit} values; C was reduced to $0.005\mu F$. The rise time was excellent ($3\mu sec$) the fall time was good.

R.T. Kiboshin 8/21/58

8/22/58

The circuit shown on page 42 was saturating because the drops across D_{N1} & D_{N2} was not enough. Will try Zener diodes in this circuit.

R.T. Kiboshin 8/22/58


8/25/58

Discussed the VI of the with RH Beaman. Will start the circuit design of the blocks or shown on page 41.

R.T. Kiboshin 8/25/58

8/26/57

Built a linear saw-tooth shaper as follows:



The .022 μf capacitor charges thru the 2N247 transistor (constant current source), when the base is negative.


The Fairchild npn is cut-off during the charge cycle. ~~The~~ when the input reverses polarity, the Fairchild transistor conducts, discharging the capacitor.

The 2N247 is cut-off during this time. The linearity was very good, ~~with~~ within ± 5%.

P.T. Whorkema 8/26/57

8/29/57


In considering other types of linear sawtooth shapers, the following circuit was designed:



8/29/57

This circuit is simpler than that shown on page 44 (top) and is more stable. We will use this circuit in the V-I Plotter.

Have been thinking about the collector voltage source. This circuit will must



Provide a voltage from +30 to 0 in 0.5 msec.


It must be capable of delivering at least 1 Amp to the load.

the load.

RT Kleinknecht 8/29/57


9/8/57

Continuing work on the V-I Plotter. The sawtooth circuit shown on page 44 ~~top~~ ^{Bottom} was modified to produce a "stiffer" output for clipping the pulses.



9/8/58

R.A. Beeson suggested bypassing the emitter resistor of the output stage with a capacitor to act as a low impedance to the pulses. This will help to prevent the pulses from "pulling up" the sawtooth. It will still act as a high impedance




or for as the sawtooth is concerned

R. T. K. 9/8/58

An attempt was made to change the compounded output circuit to NPN's ^{9/9/58} and with ac coupling from the sawtooth shaper instead of ac coupling with at the relatively high power output of the PNP's. This was abandoned because of the severe loading problem on the sawtooth circuit and also because of level shifting at the input of the compounded circuit.

The output circuit now looks something like this.



9/9/58



The breadboarded circuit as shown above worked satisfactorily. The maximum base current ~~was~~ is approximately 13 ma. This is adequate for the first pulsed VI generator.

R.T. Khoshkamin

The complete breadboarded system ^{9/10/58} was put together and worked satisfactorily. The $I_c - V_c$ characteristics of a test transistor was displayed on the 536 and pictures were taken of the pulsed collector characteristics, the input voltage steps and the collector voltage. (next page.)



The collector voltage waveforms show that the collector sweep circuit is not stiff enough and that some of the sweeps do not reach zero volts. This circuit requires some work to overcome these faults.

R.T. Kershner 9/10/58

9/12/58

The chassis model of the V-I Glitter was operated. ~~Circuit~~ The waveforms, in general, were cleaner than the bread board. Some de-bugging is still necessary.

R.T. Kershner

9/16/58

Took pictures of the $V_c - I_c$ characteristics of a transistor. Also V_c vs time, V_b vs time, V_{in} vs time, and I_B vs I_c .

Discussed Glitter with V. Grunich and the following improvements were brought out (suggested)

1. More accurate base current (larger voltage and resistors)
2. Precision (1%) resistors in all current measuring circuits
3. Try a high β transistor
4. Switch from $V_c - I_c$ to $I_b - I_c$
5. Try direct probes for I_b
6. Improve blanking circuits
7. Check collector source for stiffness
8. Modify for wider (up to 10 μ s) pulses (start with plug in capacitors in the collector sweep circuits.)
9. Built-in power supplies.


Doug Ferris set up the non saturating (divide feedback) circuit. Circuit appeared to be operating correctly. Will make a closer study of the circuit.

R.T. Koleski
7/18/58

Tried direct probes for I_b (#5 above), but the waveform was too distorted because of the capacity to ground. Also tried the high gain differential, but the bandwidth wasn't wide enough for these pulses.


9/22/58

Set up the saturating and non saturating (Diode feedback) circuits on a breadboard for the NEC Display.



The diode feedback circuit work satisfactorily, ~~with~~ circuit is in good shape for the NEC show.

9/24/58 Resumed work on the non saturating bistable multivibrator.



$V_{bc} = 22.5 \text{ VOLTS}$
 $V_{bb} = 6 \text{ VOLTS}$

$D_{1B} = D_{2B} = 1/119$


$D_1 \text{ \& } D_2$ TI 4 VOLT BREATHDOWN PROBE

$T_0 = 3 \mu s$

$R_{c1} \text{ \& } R_{c2} = 510 \Omega$

T_1, T_2 FAIRCHILD 2N 694

For T_1 "ON"



$I = I_B + I_{B1}$
 $(510 + R_{c1}) I = 22.5 - 4 - 0.5 = 18$

$I_{B1} = \frac{6.5}{R_{B1}}$

$I_B = \frac{1}{\beta} \frac{22.5}{510} = \frac{1}{20} \frac{22.5}{510} = 0.0022$

$= 2.2 \text{ mA}$

$\frac{18}{510 + R_{c1}} = \frac{0.0022 R_{B1} + 6.5}{R_{B1}}$

$18 R_{B1} = (510 + R_{c1})(0.0022 R_{B1} + 6.5)$

$R_{B1} = 3k$


$18(3000) = (510 + R_{c1})(6.5 + 6.5)$

$54000 = 6670 + 13.1 R_{c1}$

$13.1 R_{c1} = 47330$

$R_{c1} = 3600 \Omega$

Let $R_{c1} = R_{c2} = 1k$



9/22/58

$$C_c < \frac{(R_{k1} + R_{k2} + R_{B1}) T_D}{5 R_k (R_{k2} + R_{B1})}$$

$$< \frac{(3600 + 510 + 3000) \times 10^{-6}}{5 \frac{3600}{1200} (510 + 3000)}$$

$$< \frac{7110 \times 10^{-6}}{5 \frac{(1200)(3510)}{3} + 1}$$

$$< \underline{\underline{338 \text{ pf}}}$$

$$Q \approx \frac{3 \times 10^{-6}}{510 \ln \left[\frac{20(510)(21.5)}{(510)(21.5) \times 30(510)} \right]}$$


$$\approx \underline{\underline{0.005 \mu\text{f}}}$$

Circuit operated with the above values with a T_D of $\approx 2 \mu\text{sec}$, $t_r \approx 0.1 \mu\text{s}$, $t_f = 0.7 \mu\text{s}$. Will do some work to speed up circuit.

R.T. Kibler 9/22/58

9/26/58 Tried to modify the V-I generator for long pulses ($\approx \text{ms}$) but the long time constants make this impossible without a complete redesign.

Observed the V_c , I_c for a single pulse.




Will take pictures of the I_c and V_c of the circuit

R.T. Kibler 9/26/58

9/29/58

Continued work on the saturating and non-saturating display for the NEC. The circuit now is as follows



The over gate needs some work to make it "stiffer". Will try lower resistance gates.

There was a big difference in t_r and t_f in the non-sat mode. t_f was quite a bit shorter than t_r . This was not entirely due to the difference in the turn on and turn off drives caused by the breakdown diode. Will breadboard the circuit again to study this effect


R.T. Koshkoria 9/29/58

9-30-58 thru 10/3/58

Worked mainly on the NEC display. The testing circuit was completed and shipped to Chicago on 10/3/58

R.T. Koshkoria 10/3/58

10/8/58 In order to get the desired rise time in the non saturating single shot, the following circuit was designed using RCA 2N384 drift transistors.



D_{1F}, D_{2F} Outronics Q50-70C

D_{1B}, D_{2B} TI 650C Breakdown diode 4 volts


$t_{rise} \sim 25 \mu s$

$t_{fall} \sim 360 \mu s$



$t_{width} \sim 1.9 \mu s$

The fall could not be improved. The output was connected to an emitter follower using a Fairchild 2N696. This circuit is suitable for the Pollex programming system on the following page -

10/8/58



PATCHING SYSTEM




R.T. Kikoshima 10/8/58

10/9/58

Tested the Magnetics 979 ms Perm Cores as they will be used in the 10 stage ring shown above. The curves and data are on the following page. A ~~quite~~ suitable core is the 805-205 D20.

R.T. Kikoshima 10/9/58


K&E 10 X 10 TO THE 1/2 INCH 359-11
 KEUFFEL & ESSER CO. MADE IN U.S.A.



KTK
 10/19/58

NE	$\frac{V_p}{N}$	T_p	T_s	$\frac{1}{T_p}$	$\frac{1}{T_s}$
A-T	mV/T	μs	μs	μs^{-1}	μs^{-1}
0.1	—	—	—	—	—
0.125	16*	6.5	33	0.154	0.03
0.150	35	3.7	13.9	.270	.077
0.175	62	2.3	6.8	.435	.147
0.200	90	1.65	4.7	.606	.213
0.250	165	0.9	2.5	1.11	.40
0.300	230	0.64	1.64	1.56	.61
0.400	365	0.34	0.96	2.94	1.04
0.500	520	0.2	0.68	5.0	1.47

6/10/58



K&W 10 X 10 TO THE 1/2 INCH KEUFFEL & ESSER CO. MADE IN U.S.A.


12TK
10/9/58

N_5	$\frac{V_p}{N}$	\overline{T}_D	\overline{T}_S	$\frac{1}{\overline{T}_D}$	$\frac{1}{\overline{T}_S}$
A-7	mv/turn	μs	μs	μs^{-1}	μs^{-1}
0.100	14 MV	13	43	.077	.023
0.125	36	6.2	16.2	.161	.062
0.150	63	4.	8.9	.250	.112
0.175	92	2.6	5.9	.384	.170
0.200	125	2.1	4.4	.476	.227
0.250	187	1.25	2.7	.8	.370
0.300	250	0.8	1.99	1.25	.503
0.400	400		1.25		.8

61-100

KE 10X10 TO THE 1/2 INCH KEUFFEL & ESSER CO. MADE IN U.S.A.


V_p MILLIVOLTS/TURN



RTK
10/19/58

NE	$\frac{V_0}{N}$	T_0	T_s	$\frac{1}{T_0}$	$\frac{1}{T_s}$
A-T	ms/T	ms	ms	ms ⁻¹	ms ⁻¹
0.1	—	—	—	—	—
0.125	13.5	10	69	0.1	0.014
.150	38	6	24	.167	.042
.175	69	3.6	12.2	.278	.082
.200	110	2.3	7.2	.435	.139
.250	195	1.4	4.0	.714	.250
.300	290	0.9	2.6	1.11	.385
.400	460	0.5	1.53	2.0	.654
.500	640	0.33	1.04	3.03	.961
.600	850	—	0.79	—	1.27

K&E 10 X 10 TO THE 1/2 INCH 350-11 KEUFFEL & ESSER CO. MADE IN U.S.A.




RHC
10/9/58

N_I	$\frac{V_D}{N}$	T_D	T_S	$\frac{1}{T_D}$	$\frac{1}{T_S}$
A7	mv/7	μs	μs	μs^{-1}	μs^{-1}
0.100	37	10			
.125	46 31	5.8 10	46.5	0.1	0.0215
.150	120 46	3.4 5.8	18	.172	.0555
.175	180 120	2.7 3.9	9.9	.256	.101
.200	265 180	1.7 2.7	6.2	.37	.161
.250	400 295	1.7 1.7	3.8	.588	.264
.300	660 400	1.2 1.2	2.5	.833	.40
.400	660	0.55	1.55	1.82	.645
.500	950		1.04		.961

10/21/58

Single shot for core drive circuitry:



Since there appeared to be no advantage to the non-saturating (diode feedback) circuit for this (core driven pulse source) application, the following standard single shot MV was designed:




This circuit had the best fall characteristics of the circuits tried.

Pluggable units are being built for the system shown on page 55.

Reviewed some of the terminal properties of square loop cores (next page)



Core characteristics is shown



Assume that at $t = 0^-$, core is at the lower remanence state, $-\Phi_r$ and that at $t = 0$ the current i is such that it tends to switch the core to the opposite ($+\Phi_r$) remanence state.

$$V = Ri + N\dot{\Phi}$$

$$\text{Let } \Phi = \pm \Phi_r$$

$$\int_0^{T_s} V dt = R \int_0^{T_s} i dt + N \int_0^{T_s} \dot{\Phi} dt$$

$$\text{Choose } T_s \ni N \int_0^{T_s} \dot{\Phi} dt = \Phi$$

$$VT_s = R \int_0^{T_s} i dt + N\Phi \quad \text{for } \frac{NV}{R} > b$$

$$\text{Now } \int_0^{T_s} (Ni - a) dt = K_s$$

$$V T_s = \frac{R}{N} \int_0^{T_s} (N i - a) dt + \frac{R}{N} \int_0^{T_s} a dt + N \Phi$$

$$V T_s \approx \frac{R k_s}{N} + \frac{R a T_s}{N} + N \Phi$$

$$\left(V - \frac{R a}{N} \right) T_s \approx \frac{R k_s}{N} + N \Phi$$

$$\underline{\underline{T_s \approx \frac{R k_s + N^2 \Phi}{N V - R a} \quad \text{for } \frac{N V}{R} > b}}$$

This is the general expression for the switching time of an unloaded square wave core.

For the maximum switching time, $T_{s \max}$,

$$R = \frac{N V}{b}$$

$$\underline{\underline{T_{s \max} \approx \frac{\frac{N V}{b} k_s + N^2 \Phi}{N V - \frac{N V}{b} a}}}$$

$$\underline{\underline{T_{s \max} \approx \frac{k_s + \frac{N \Phi}{V}}{b - a}}}$$


And for $V \gg N \Phi$

$$\underline{\underline{T_{s \max} \approx \frac{k_s}{b - a}}}$$

R. T. Kershner
10/21/58

10/22/58

Considered the case of a square wave core loaded with a purely resistive load using the same analysis as p58, 59



$$V = R_1 i_1 + N \dot{\phi} \quad (1)$$

$$XN \dot{\phi} = R_2 i_2 \quad (2)$$

$$N i_1 = XN i_2 + (N i)_{\text{net}} \quad (3)$$

$$\int_0^{T_s} [N \dot{\phi} - a] dt = K_s \quad (4)$$

Substituting (3) in (1)

$$V = \frac{R_1}{N} [XN i_2 + (N i)_{\text{net}}] + N \dot{\phi} \quad (5)$$

and (2) into (5)

$$V = \frac{R_1}{N} \left[\frac{X^2 N^2 \dot{\phi}}{R_2} + (N i)_{\text{net}} \right] + N \dot{\phi}$$

$$V = \left[\frac{R_1 X^2}{R_2} + 1 \right] N \dot{\phi} + \frac{R_1}{N} [(N i)_{\text{net}} - a] + \frac{R_1 a}{N} \quad (6)$$

Integrating (6) from 0 to T_s


$$\int_0^{T_s} V dt = \left[\frac{R_1 X^2}{R_2} + 1 \right] N \Delta \phi + \frac{R_1 K_s}{N} + \frac{R_1 a}{N} T_s$$

$$T_s \approx \frac{\left[\frac{R_1 X^2}{R_2} + 1 \right] N \Delta \phi + R_1 K_s}{NV - R_1 a} \quad (7)$$

This is the general expression for the switching time of a core loaded with a resistive load

10/22/57 cont

Design a 1 mc multivibrator (free running) for the core driver clock using the procedure outlined in "Transistor Circuit Engineering", Shea, pp 250 - 255



Given:

$$V = 22.5 \text{ v}$$

$$\Delta V_c = 15 \text{ v}$$

$$\Delta I_c = 10 \text{ ma}$$

$$f = 10^6 \text{ cps}$$

T_1, T_2 RCA 2N384 drift

$$A = \frac{\Delta V_c}{V} = \frac{15}{22.5} = 0.67$$

$$A > K \gg \left| \frac{V_{BE}}{V} \right|$$

$$.67 > K \gg .009$$

choose $K = 0.2$

$$\psi = \frac{1}{K} \left[\frac{V_{BE}}{V} \right] = 0.045$$

10/24/58 (cont)

$$u > \frac{(1-K)^2}{1-K - \frac{A}{\alpha_{bo}(1-v)}} = 6.4$$

$$\alpha_{bo} \gg u > \frac{A}{\alpha_{bo}(1-v)(A-K)(1+K-A)}$$

$$60 \gg u > 2.8$$

$$u \ll \frac{\Delta i_c}{I_{constr}} = 180$$

$$\text{Let } u = 7$$

$$(KX) = \frac{u}{2} - \left[\left(\frac{u}{2} \right)^2 - \frac{uA}{\alpha_{bo}(1-v)} \right]^{1/2} = .8$$

$$X = \frac{.8}{2} = .4$$

$$R_e = \frac{KV}{\alpha_{bo} \Delta i_c} (1-v) = 443 \Omega$$

$$R_i = X R_e = 1772 \Omega$$

$$R_b = u R_e = 3001 \Omega$$


$$R_c = \left(\frac{u}{K} - u - X \right) R_e = 10,600 \Omega$$

$$C_c = \frac{1}{2 + R_c K \left(1 + \frac{X}{u} \right) \ln \left[\left(\frac{1-A}{A} \right) \left(\frac{K + \frac{KX}{u}}{1-K - \frac{KX}{u}} \right) \right]}$$

$$= 100 \text{ pf}$$

$$\frac{1}{\omega R_e} > C_e \gg \frac{1}{R_c \omega_{ub}}$$

$$330 \text{ pf} > C_e \gg 3.3 \text{ pf}$$




R.T. Kishorin 10/22/58

10/23/58

Breadboarded the circuit as shown above. The frequency was approximately 500 kc. Will add a frequency and symmetry control to the core driver clock.

Because of the speed requirements (1 mc) the following core-transistor ring circuit is being considered:





R.T. Kishorin 10/23/58

10/27/58

The MV and One shot multivibrators for the core driver were completed.

Using eqn (7) in page 60 and the data in page 56 for the 80500 $\frac{1}{2}$ D30 cores, the following circuit was designed for a "write-in" time of 0.5 μ sec



Driver Circuit

10/27/57 Out.

The circuit operated (two stages) as shown with a write-in time of 0.7 μ sec.

Speeds of $> mc$ (transfer rates) are indicated.

Will continue work to optimize circuit.

R. K. Koshummi
10/27/57

10/28/57

Examined the equation for switching time, T_s , in page 60 to determine the condition(s) for minimum T_s .

$$\overline{T_s} = \frac{\left[\frac{R_1}{R_2} x^2 + 1 \right] N^2 \Phi + R_1 K_s}{NV - R_1 a}$$

$$= \frac{AN^2 + B}{CN - D}$$

$$\text{where } A = \left[\frac{R_1}{R_2} x^2 + 1 \right] \Phi$$

$$B = R_1 K_s$$

$$C = V$$

$$D = R_1 a$$

Considering N as a continuous (rather than discrete) variable \ddagger


$$\frac{dT_s}{dN} = \frac{(CN - D) \partial AN - (AN^2 + B) C}{(CN - D)^2} = 0$$

10/28/58, cont.

The N for minimum T_s is

$$N = \frac{D}{c} \pm \sqrt{\left(\frac{D}{c}\right)^2 + \frac{B}{A}}$$

$$= \frac{R_1 a}{V} \pm \sqrt{\left(\frac{R_1 a}{V}\right)^2 + \frac{R_1 K_s}{\left[\frac{R_1}{R_2} x^2 + 1\right] \Phi}} \quad [1]$$



For a given core with constants Φ , K_s and a
 T_s is kept small or minimum by choosing

Large V

Large R_2

Small R_1

$$N = \frac{R_1 a}{V} + \sqrt{\left(\frac{R_1 a}{V}\right)^2 + \frac{R_1 K_s}{\left(\frac{R_1}{R_2} x^2 + 1\right) \Phi}}$$

For $R_1 = R_2 = 100 \Omega$, $V = 32.5V$, $x = 1.5$,

N (min T_s) ≈ 6 turns.

Will check this result experimentally.

R. H. Koshenice
10/28/58

Core 80520 $\frac{1}{2}$ D20: $\Phi = 0.3 \times 10^{-6}$ webers
 $K_s = 0.231 \times 10^{-6}$ A-T sec
 $a = 0.16$ A $^{-1}$


Choose $V = 22.5$ VOLTS
 $R_1 = 100 \Omega$
 $R_2 = 100 \Omega$
 $\chi = 1$

With the above values, calculated N for minimum T_s using [1] on page 66.


$N(T_{smin}) = \underline{6}$

$T_{smin} = \underline{0.375 \mu S}$ USING [7] on P 60

This is for the drive-transfer case



For the write-in case, set the T_s equal to the switching time of the drive-transfer case




$$T_s = \frac{N^2 \Phi + R_1 K_s}{NV - R_1 a}$$

$$.375 = \frac{N^2 (.3) + (100) (.231)}{22.5V - (100) (.16)}$$


$N = \underline{4}$

10/24/51 cont.

thus the ring circuit is as follows, optimized for minimum transfer time:



As a one point check on the accuracy of eqn [7] on page 60, the following circuit was set up



Measured the switching time with $R = 100$ and $R_c \approx \infty$

	MEASURED	CALCULATED
$T_s (R = 100)$	0.5 μ sec	0.375 μ sec
$T_s (R = \infty)$	0.37 μ sec	0.289 μ sec


Part of the difference could be due to the non step drive of the transistors.

Will do some more work to determine the accuracy of [7] on page 60

R. K. M. 10/29/58

10/30/58

The "writing in" time of the core transistor ring was found to be much longer than the calculated switching time of the core (measured from base to ground). Observing the output of another winding indicated that the core was switching in 950 nsec which is much closer to the calculated value. The reason for the large difference in the turn off time is that the "off" base current (after V_{b1} goes to zero) was sufficient to back



bias the diode resulting in a very high impedance base circuit. This accounts for the long time required to clean out the base circuit. The diode was replaced by a 1.5 volt battery and the "writing in" time was reduced to 0.6 nsec.

10/30/58 continued


This now approached the core switching time of 0.5 μ sec.

Started work on a four stage ring.

R. K. K. K. K.
10/30/58

10/31/58

The four stage ring was completed.



COILS: 80520 $\frac{1}{8}$ D 20 Magnetics Inc
TRANSISTORS 2N696 / 7

Transfer time was approximately 0.6 μ seconds.


The operation was solid and there was no tendency for the ring to pick up extra bits.

Extra bits are discouraged by the ^{common} 100 Ω collector and base returns.

10/31/58

To check the accuracy of the equation for switching time, (7) p. 60, the following experiment was performed -

$$T_s = \frac{\left[\frac{R_1 x^2}{R_2} + 1 \right] N^2 \Phi + R_1 K_s}{NV - R_1 a}$$




The switching time was measured as a fn of \$V\$ for different values of \$N\$, \$xN\$, \$R_2\$.

\$N = 6\$
\$xN = 6\$

V volts	\$T_s\$ (usec)			\$\frac{1}{T_s}\$ (usec) ⁻¹		
	\$R_2 = \infty\$	\$R_2 = 100\Omega\$	\$R_2 = 50\Omega\$	\$R_2 = \infty\$	\$R_2 = 100\Omega\$	\$R_2 = 50\$
5	3.9			0.256		
10	0.93	1.22	1.5	1.07	0.82	0.67
15	0.55	0.74	0.93	1.82	1.35	1.08
20	0.39	0.51	0.69	2.56	1.96	1.45
25	0.3	0.41	0.53	3.33	2.44	1.89

\$N = 10\$
\$xN = 6\$


V volts	\$T_s\$ usec			\$\frac{1}{T_s}\$ usec ⁻¹		
	\$R_2 = \infty\$	\$R_2 = 100\Omega\$	\$R_2 = 50\Omega\$	\$R_2 = \infty\$	\$R_2 = 100\Omega\$	\$R_2 = 50\Omega\$
10	0.82	0.95	1.6	1.22	1.05	0.625
15	.5	.6	.68	2.0	1.67	1.47
20	.35	.42	.51	2.86	2.38	1.96
25	.29	.34	.41	3.35	2.94	2.44




$N = 6$
 $X = 6$
 $R_1 = 100$

○ $R_2 = \infty$ EXPERIMENTAL
 △ $R_2 = 100$ "
 □ $R_2 = 50$ "

$\frac{1}{15}$ (wave⁻¹)



$R_2 = 100$
 $R_2 = 50$



RIK
 10/31/50

$\frac{1}{\tau_s}$ (μsec^{-1})

3

2

1

0

5

10

15

20

25

$N_0 = 3$
 $X_2 = 2$
 $R_1 = 100$

\circ $R_2 = \infty$ EXPERIMENTAL
 Δ $R_2 = 100$ "
 \square $R_2 = 50$ "

$R_2 = \infty$

$R_2 = 100$

$R_2 = 50$

RTK
10/31/58

52201

$$\frac{1}{\left[\frac{R_1 \times 2}{R_2} + 1 \right] N^2 \Phi + R_1 k_s}$$

	$R_2 = \infty$	$R_2 = 100$	$R_2 = 50$
$R_1 = 100$ $N = 6$ $X = 1$	$\frac{1}{33.8 \times 10^{-6}}$	$\frac{1}{44.6 \times 10^{-6}}$	$\frac{1}{65.4 \times 10^{-6}}$
$R_1 = 100$ $N = 10$ $X = .6$	$\frac{1}{53 \times 10^{-6}}$	$\frac{1}{63.8 \times 10^{-6}}$	$\frac{1}{74.6 \times 10^{-6}}$
$R_1 = 100$ $N = 3$ $X = 2$	$\frac{1}{25.7 \times 10^{-6}}$	$\frac{1}{36.5 \times 10^{-6}}$	$\frac{1}{47.3 \times 10^{-6}}$

$N = 6$

$XN = 3$

Volts	$\frac{1}{T_s} \text{ Use } \Phi$			$\frac{1}{T_s} \text{ Use } \Phi^{-1}$		
	$R_2 = \infty$	$R_2 = 100$	$R_2 = 50$	$R_2 = \infty$	$R_2 = 100$	$R_2 = 50$
10	2.2	3.3	4.0	0.955	0.303	0.25
15	1.08	1.5	1.9	.925	.667	.526
20	0.76	1.05	1.26	1.37	.95	.794
25	0.54	0.76	0.95	1.85	1.32	1.05

The results are encouraging. This indicates that by knowing the three core constants, Φ , K_s and a , one can predict the response time of a leader

one with a reasonable amount of accuracy. The equation is simple enough to be used in design work. In all cases, the experimental curves are a smoother slope than the theoretical curves.

Rearranging the equation for switching time:

$$\frac{1}{T_s} = \left[\frac{\left[\frac{R_1 R_2}{R_2} + 1 \right] N^2 \Phi + R_1 K_s}{N V - R_1 a} \right] \quad (1)$$

$$= \left[\frac{\left[\frac{R_1 R_2}{R_2} + 1 \right] N^2 \Phi + K_s}{N V - a} \right] \quad (2)$$

This reduces to the familiar $(N V - a) T_s = K_s$ when

$$R_1 \gg N^2 \Phi$$

Errors in the critical measurements of K_s and Φ could account for the difference in the experimental and theoretical results. Both results can be obtained by assuming (2) to be true and then determining Φ and K_s since (2) is more general than $(N V - a) T_s = K_s$.

R. T. Wickham
10/3/58

11/3/58

changed 2 of the cores in the four stage ring to 80520 $\frac{1}{2}$ D10 (half the flux capacity of the 80520 $\frac{1}{2}$ D20). Operated them as a 2 stage ring. The operation was shaky - the maximum bias before failure was -0.8 volts.

Transfer time was approximately 0.35 - 0.40 μ sec. Will use the 80520 $\frac{1}{2}$ D20 in the ring as originally planned.

R. Thekshemi
11/3/58

11/5/58

The ten stage ring was completed and operated as well as the 9 stage breadboard. Transfer time is approximately 0.6 μ sec.


The change to lower Φ cores on 11/3/58 was not a fair test inasmuch as the turns were not changed in accordance with [1] μ sec and [7] in 60

R. Thekshemi
11/5/58

11/4/57

The ten stage ring was rather "noisy". This was improved by changing the ground system. The ring operation is good and solid.

Since the breadboard for the four stage ring was available, the following "stiff turn off" circuit was tried.



Switched approximately 200 ma with a rise and fall less than 100 nsec. With R_B small storage time was a minimum.

Experiments with feedback, but no data was taken.

R. T. Hershman
11/6/57


Got the 1/1 plotter in operation for the R_{TH} measurements.

R. T. Hershman
11/7/57

11/11/58


While looking into Single Swing Blocking oscillators as a power pulser (the using square core cores) the problem of resetting the core ^{was} considered.

Thought of
A self resetting core-transistor amplifier circuit.




The operation is as follows:

1. The transistor is normally biased "off". The capacitor, C , is charged to V through N_1 and R writing a "1" into the core.



2. The transistor is then turned "on" by an input pulse. The capacitor C is discharged.

The 1 is read out of the core by an mmf equal to $N_1 i_b + N_2 (i_a + i_c)$. An output pulse will appear at point 0 until the core saturates.



R T Wetherman 11/11/58

Witnessed & Understood 11/25/58
V A Ginnick

11/11/58 Cont.

3. ^{When} the input pulse is over, the transistor returns to the "off" state and the capacitor charges as in (2.). The circuit is then ready for another input pulse.

The advantage of this circuit over other resetting circuits ~~is as follows~~


- (1) Resetting transistors are not required
- (2) High efficiency - After the charge cycle, no power is required in the "off" state as in trickle (D.C. Biased) reset circuits.
- (3) The capacitor discharge current ~~is~~ ^{is} used to read out the core in addition to the collector current.

without discharge current $mmt = N_2 ic$

with " " $mmt = N_1 id + N_2 (id + ic)$

Net increase in $mmt = (N_1 + N_2) id$

The following circuit was tried on the breadboard. The values of R , N_1 , N_2 and V were used only because the core was already wound ^(for the ring circuit) and parts of the circuit was already built up.



With the circuit as shown the pulse width was 0.2 μ sec and the circuit returned in 0.7 μ sec

R.T. Kekohun 11/11/58
Witnessed & Understood 11/25/58
V. Agrawal


11/11/58

Will consider the design attempt to analyze the circuit and possibly come up with design equations before attempting a blocking oscillator circuit.

R.T. Kekoshein
11/11/58

11/12/58

Built up a feedback circuit (B.O.) with the capacitor resetting circuit.




Circuit operated satisfactorily but required quite a bit of trigger power. Other triggering methods are being considered.

R.T. Kekoshein 11/12/58

Witnessed & Understood 11/25/58
V.H. Shumit


11/13/58

The output of the B.O. circuit was fed into a grounded emitter stage.



Currents up to 900 ma were switched with t_r and $t_f < 40$ msec. The rise and fall ^{time} could be decreased by decreasing the turn-on and turn-off drive currents.

Blocking or circuit:



If the circuit is approximated as shown from turn "off" to "on", the ^{minimum} size of C

can be determined by matching energies, i.e., the stored energy in the capacitor must equal the stored energy required by the core to switch at a given rate.

127 W. H. ... 11/13/58
 Abstract & understood 1/25/58 V. H. ...

11/13/58 cont
 For a step of current

$$(NI - v)T_s = k_s$$

$$\text{OR } NI = \frac{k_s}{T_s} + v$$

The energy required to switch the core is

$$W = \Phi NI = \Phi \left(\frac{k_s}{T_s} + v \right) \quad [1]$$

The energy stored in the condenser

$$W_c = \frac{V^2 C}{2} \quad [2]$$

Equating [1] and [2]

$$\frac{V^2 C}{2} = \Phi \left(\frac{k_s}{T_s} + v \right)$$

$$T_s \approx \frac{N\Phi}{V}$$

$$C \geq \frac{2\Phi}{V^2} \left(\frac{k_s}{T_s} + v \right) \quad [3]$$

Using the constants of the 60520 & 020 Core and
 $T_s = 0.2 \mu\text{sec}$, $V = 20 \text{ VOLTS}$

$$C \geq \frac{0.0015}{0.002} \mu\text{f.}$$




Will look into the reset cycle to determine
 which level (set or reset) for the highest +
 minimum allowable capacitance

Witnessed & Understood 11/25/58
 V Agrinich


R. Takoshima
 11/13/58

Rewriting [1]

$$I_C = \beta_0 \left\{ I_{B2} + \beta_0 (I_{B1} - I_{B2}) e^{-\frac{1}{\tau_s} T} \right\}$$




The curve of the envelope (in red) can be matched with an ee circuit and τ_s can be determined. To start with the following circuit will be tried:



By allowing the MV to free run with respect to the HP 212A, a well "filled in" output will be obtained

11/18/58
 Tried another triggering circuit for the self-resting
 Blocking oscillator circuit




Triggering was "snappy" with the circuit as shown. If the resistance in the base circuit of the B.O. was reduced to give a faster turn-off, triggering was sluggish and resetting was slower because of the loading effect of the E.F. The bias on the E.F. was not sufficient to hold the transistor "off" at rest time. ~~Current drawn through the 8 turn base~~ This circuit still ~~leaves~~ leaves something to be desired since the turn off of the B.O. transistor ~~is~~ is slow.

R.T. Kishorenia 11/18/58
 Witnessed & Understood 11/21/58 VAgurine



11/19/58
 Looked into possible methods of modifying the asymptotic test from an open base test to a shorted base-to-emitter test. Have decided to use a square loop core in the base circuit to turn the base on.

11/19/58




The proposed changes will be indicated in detail in the schematic

Took pictures of the outputs, currents etc of the Self Rectifying Blocking Oscillator triggered with an emitter follower.




TRIGGER PULSE AND NØ




TRIGGER PULSE & NØ

Witnessed & Understood 11/25/58 VHG:mech




VBE (B.O)



VCE + I discharge (B.O)



VBE GND EMITTER




VCE GND EMITTER

While the triggering action is good, the recovery time of the circuit is longer than for other methods of triggering.

P. T. Kulkarni 11/19/58
 Witnessed & Understood 11/21/58 V. J. Grinnell


Had D. Ferris set up the following sawtooth Vce circuit, for the storage time constant measuring circuit (gauge #1, 82)



P. T. Kulkarni
 11/19/58

11/20/58

Took a picture of the plate current family for a transistor in the storage time test circuit.




The envelope of the trailing edge determines the storage time constant τ_s . Work will be continued to finish the other circuit.


R.T. Whittemin
11/20/58

11/21/58

Set up the following circuit as a possible switching time measuring circuit.



The pulse at "A" was badly integrated causing a delay in the output pulse



11/2/58


V.H. Greenwich suggested a load resistor from A to ground to provide a current path for the "off" current.

Started work on a fixed pulse generator for the switching time measuring set-up.

Specs: Pulse Amplitude 30 Volts
 output impedance 50 Ω
 $t_r = t_f < 0.20 \mu s$
 Width - 1 μs
 Rep rate - 1 Kc

Will start with a blocking oscillator circuit driving a grounded emitter with an emitter follower output stage.

Blocking oscillator.



Will use an 80529 1/4 D30 core

$\Phi = 0.70$ volt use
 $K_s = 0.376$ AT use
 $V = 0.155$ AT

Let $V_{cc} = 30$ volts

WANT $V_s = 1$ volt

$(N_1 + N_2) \approx \frac{V_s}{\Phi} = \frac{30}{0.155} \approx 45$ turns

Let $N_1 = N_2 \approx 20$ turns


$N_3 = 20$ T
 $N_4 = 10$ T

11/21/58 cont.

From eqn [3] page 80,

$$\begin{aligned}
 c) &> \frac{2\Phi}{V^2} \left(\frac{K_s}{T_s} + 2 \right) \\
 &> \frac{2(67)}{30^2} \left(\frac{.376}{1} + .155 \right) \times 10^{-6} \\
 &> 825 \text{ pf.}
 \end{aligned}$$

In the circuit, .00220 μ sec required for circuit operation:




Circuit operates well as shown.

Will have D. Ferris take picture of the outputs, etc.

R. T. Robinson 11/21/58

11/24/58


Pictures taken at joints indicated above.



- ← ④
- ← ③
- ← ②
- ← ①

The spike on ①, ③, ④ is due to the saturation of the core.

Did some work on the complementary E.F.
 Tried loading the output of the Comp E.F.
 with 470 Ω




The output was "notched" as the output passed through zero - will look into methods of biasing the transistors in the active region

R.T. Koleski 11/24/58

11/25/58

Had D. Ferris work on the AVCES test circuit.




This circuit is the tube version of the amplifier described on page 76.

Circuit operated satisfactorily, but will look into current limiting methods.

11/25/58 cont.

Visitors IBM San Jose with Gene Kegarty. Met with Joseph Belet, Harry Kahn, Walter Bennett, Cliff Stedger, and the dept mgr, Joseph Fernandez. They are responsible ^{and check-out} for Test Equip't for Dewco. At present they are working on a clock circuit.



B.O. Transformer: P.I.C. 8711


They want to use PNP's at the B.O. outputs because with their present transformer, they are unable to invert the gates (winding).

They are also interested in PNP's for a complementary emitter follower for some driver application.


They didn't seem to have any real circuit problems at present.

R.T. Kohnstien
11/25/58

Resumed work on the AV_{CE} test circuit. ^{11/24/58} The circuit now looks as follows:




The output circuit is limited to approximately 10 ma. The input clipping circuit loaded down the preceding stage. To reduce this loading, the following circuit is proposed



R.T. Kishner 11/26/58

11/24/58

Another modification on this circuit (and on the similar transistor circuits is



The circuits are equivalent in operation. The reset time in the charge cycle will differ because of the difference in the number of turns.

R.T. Kishner 11/20/58

12/1/58 - 12/5/58
 Visited IBM Kingston and attended EJT Conference Philadelphia

R.T. Kishner 12/8/58

Received some 4-79 tape cores from Bill Lancer, IBM Kingston. Took a ~~switching~~ switching course \rightarrow of the core.

R.T. Kishner
 12/8/58

KINGSTON

MAGNETICS 80528 $\frac{1}{8}$ O 20 (?)

$2\Phi_m \approx 0.16 \text{ VOLT-}\mu\text{SEC/TURN}$


$[NI - (NI)_0] T_s = C_s$

$(NI)_0 = 0.155 \text{ A-T}$

$C_s = 0.262 \text{ AT-}\mu\text{SEC}$

$\rho_s = \frac{2\Phi_m}{C_s} = 1.22 \frac{\text{V-TURN}}{\text{AT-}\mu\text{SEC}}$

$\frac{1}{T_s} \mu\text{S}^{-1}$



1.5

1.0

0.5

0

0.1

0.2

0.3

0.4

0.5

0.6

NI AMP TURNS

RESET NI = 2 A-T.


KE 10 X 10 TO THE 1/2 INCH 359-11 KEUFFEL & ESSER CO. MADE IN U.S.A.

12/8/58 RTK



NI	$\frac{V_p}{N}$	$\overline{T_s}$	$\frac{1}{T_s}$
.2	53 $\text{mV}/\mu\text{amp}$	5 μsec	.2 usec^{-1}
.3	128	1.8	.555
.4	205	1.1	.91
.5	290	0.76	1.31
.6		0.58	1.72

10/10/58

Set up the following portion of IBM Kingdon circuit



Observed the current & voltage waveforms of the stage enclosed by the dashed line. Took the following pictures for transistors having $\beta_{FE} = 30, 60, 80, 150$.







P. T. Kishore 10/10/58

12/10/58 Out

Will add another stage following the one observed to determine the effects of loading on the delays and pulse shrinkage per stage.

R. T. Kulkarni 12/10/58

Added another stage to the core transistor circuit. 12/11/58




R. T. Kulkarni 12/12/58

12/15/58 - 12/16/58

Worked on the design of a 10 mc shift register for the next 2N657 data sheet.

The following circuit is being considered



Will probably use a may be. 80528 $\frac{1}{8}$ D10 or 80528 $\frac{1}{8}$ D5 (both ordered).

The feasibility of 10 mc operation was determined by the following equation for a loaded case.

$$T_s = \frac{\left(\frac{R_1}{R_2} x^2 + 1\right) N^2 \Phi + R_1 C_s}{N V - R_1 (N I)_0} \quad (\text{Page 60})$$

N for minimum T_s ;

$$N_m = \frac{R_1 (N I)_0}{V} \pm \sqrt{\frac{R_1 (N I)_0}{V} \pm \frac{R_1 C_s}{\left(\frac{R_1}{R_2} x^2 + 1\right) \Phi}} \quad (\text{Page 60})$$

$$\approx \sqrt{\frac{R_1 C_s}{\left(\frac{R_1}{R_2} x^2 + 1\right) \Phi}}$$


Ray, K. K. K. 12/16/58

12/16/58

to me operation appears feasible providing that a core with 5-8 max wells capacity are used.

When the cores are received and the constants are determined, the circuit will be designed and breadboarded.

The following A-B driver is being considered.



The circuit was breadboarded and was not fast enough. Will continue work on the driver circuit.


R. T. Kientz
12/16/58

12/17/58

Because the feedback circuit will be used (p. 96), the equation for the switching time of a core for the special case was derived using the ^{same} analysis as for the case on page 60.

Roy T. Kientz
12/17/58


12/17/58 (cont)



The above circuit was breadboarded.

R. T. Kibben 12/17/58






Operated the following 2 stage (one bit) shift register. 12/18/58



Cores: 80520 1/8 D10

Tested the circuit at X-X and operated it as a ring. Took pictures of the waveforms at various points.

R. T. Kibben 12/18/58



across 27 Ω

12/18/58 cont.

The current steering drivers operated with the following rise time etc.

- $t_r = 19 \text{ nsec}$
 - $t_{10} = 22 \text{ "}$
 - $t_f = 40 \text{ "}$
 - $t_s = 10 \text{ "}$
- $V_+ = 12 \text{ Volts}$
 - $V_- = -9.5 \text{ Volts}$

Since this circuit will operate at a 2 mc bit rate operation at 10 mc with the 5 maxwell cores looks feasible.

By differentiating equation (6) on page 98 with respect to N_1 and setting it to zero, the number of turns for minimum T_s can be determined

$$N_1(\text{min } T_s) = \frac{R_1(Ni)_0}{V} \pm \sqrt{\left(\frac{R_1(Ni)_0}{V}\right)^2 + \left(\frac{1}{\frac{x^2}{R_2} + \frac{1}{R_1}}\right) \left(\frac{C_s}{\Phi} + \frac{N_0(Ni)_0}{V}\right)}$$

$$\approx \sqrt{\left(\frac{1}{\frac{x^2}{R_2} + \frac{1}{R_1}}\right) \left(\frac{C_s}{\Phi} + \frac{N_0(Ni)_0}{V}\right)}$$


R. T. Kishinsky
12/18/58

12/19/58

Resumed work on the blocking oscillator study.
Grounded base circuit are being considered.

12/22/58

Tried the following circuit.



When the supply voltage is turned "on", the capacitor charges (the transistor is cut off) and the core is set to one remanence state. When a negative trigger pulse is applied, the transistor is turned "on" switching the core to a "1" state. The winding in the emitter circuit is such that


it keeps the transistor "on" until the core saturates and the ϕ goes to zero. The transistor then turns "off" and the core is reset by the capacitor charge current. The pulse width is approximately

$$T_w = \frac{2N\Phi_m}{V}$$

Pictures were taken of the various waveforms



R T Whipple
12/22/58

12/22/58



The picture of the collector current shows a peak current of 1.5 Amps when the core saturates. To reduce this peak, a ten ohm resistor was added in the emitter circuit.

This circuit appears to be better than any of the grounded emitter circuits tried. The rise time is shorter and not as dependent on the trigger pulse rise time.



V_{ce} 10V/cm
 V_{em} 10V/cm
 I_B 100mA/cm

BT Kheukheun 12/22/58


12/29/58

The operation of the grounded base circuit shown on page 103 depends upon the discharging of the capacitor so that the core can be reset by the charge current. For an output pulse with small droop, C should be large. But if C is large, it is not sufficiently discharged at the end of the pulse to reset the core. If the transistor saturates, then the capacitor will discharge with high current. Any attempt, therefore, to decrease the high current after the core switches will make the circuit inoperative because the capacitor will not discharge sufficiently to reset the core.

R. K. Kubitson 12/29/58

12/30/58

Discussed the problem with V.H. Brinnick. He suggested trying a d.c. trible reset on the core as shown. By connecting R_1 to the top of R_2 , the transistor will be pulled "off" harder. With $N_1 = 25$ and $N_2 = 10$, $R_1 = 1k$, $R_2 = 100$ the circuit operated with a rise time (max) of ≈ 0.1 microseconds.



R. K. Kubitson 12/30/58

The fall was very good and the ^{12/30/57 cont.} top was flat with negligible droop. The slow rise time maybe due to the trickle reset bias that must be overcome in going from "off" to "on".


R. T. Kiloshkin 12/30/57

Received cores from Magnetics, Inc. 80528 & D3, D7, D14
D. Ferris took switching curves (on next page)
Will use the 80528 D3 for the 10 mc shift register.

R. T. Kiloshkin 1/2/59

1/5/59 - 1/6/59

Designed the following ch+



The circuit did not operate because the Drive mmf was not sufficient to switch the core at a fast enough rate to produce a peak voltage which would overcome the

Base-emitter threshold voltage. The 2 turn drive windings were changed to 5 turns and the circuit operated.

R. T. Kiloshkin 1/6/59


MAGNETICS 80528 $\frac{1}{2}$ D3

RESET NI = 2 AT

$\Phi = 3$ LINES

$(NI)_2 = 0.175$ AT

$\Phi_s = 0.252$ AT μ_s




MAGNETICS 80521 1/2 D7

RESET NI = 2 AT

$\Theta \approx 7$ LINES

$(NI)_0 = 0.175$ AT

$\rho_s = 0.234$ AT μs




8052A $\frac{1}{2}$ D 14

RESET NI = 2 AT



$\phi = 14$ LINES

$(NI)_0 = 0.2$ AT

$\rho_s = 0.252$ AT/ μ S




Readings were taken of the various waveforms -



The circuit will operate at a 5 me bit rate but will not reach 10 me. The speed determining factor now is the transistor rather than the core.

The design shown on page 105 requires a considerable amount of collector current. Calculations were again made to reduce the current.



$$\frac{1}{T_{s0}} = \frac{(N_0 + N_1)N_0 \Phi + R_1 C_s}{N_0 V - R_1 (N_1)_0}$$

$$\frac{1}{T_{s1}} = \frac{\left(\frac{R_1 X^2}{R_2} + 1\right) N_1^2 \Phi + N_1 N_0 \Phi + R_1 C_s}{N_1 V - R_1 (N_1)_0}$$

R. Whistler 11/6/59

1/6/59

$$N_0 + N_1 < \frac{V_{T_2}}{\Phi} = \frac{25(.04)}{.03} = 31$$

$$[N_1 - (N_1)_0] \tau_s = \frac{Q}{I}$$

$$(N_1 - .175) = \frac{.252}{.04} = 6.3$$

$$N_1 = 6.1$$

$$\text{for } I = 0.5 \quad N = 12$$

$$\text{Let } N_0 = 12$$

$$N_1 = 10$$

$$\tau_s = \frac{(22)(12)(.03) + 2.52}{12(25) - 1.75} \approx .035 \mu\text{s}$$


$$.04 = \frac{\left[\frac{R_1}{R_2} x^2 + 1 \right] 100(.03) + 120(.03) + 2.52}{250 - 1.75}$$

$$10 = 3 [\quad] + 3.6 + 2.52$$

$$\frac{x^2}{R_2} = .02$$

$$\text{for } x=1 \quad R_2 = \frac{1}{.02} = 50 \Omega$$

Circuit now appears as follows




R. K. Kulkarni 1/6/59

1/7 - 1/9/59

With the circuit as shown on page 108, tried driving the current stepping driver with the Tektronix 190A


Circuit operated satisfactorily



The shift register circuit ^{wiring} was cleaned up and the power supply lines were bypassed. The operation at 5 mc appears stable.

1/9/59.

Resumed work on the pulsed blocking oscillator circuit. Tried the following circuit.




The drop is specified at less than 15%.


R1 Khoshkin 1/9/59

1/12/59

Tried the following blocking oscillator circuit for Bulova.



This circuit appears to be the best for this application. Also tried Bulova's triggering circuit.




The b.o. triggered on any point of the sine wave, even at the top. The rise time of the output is approximately 50 nms. Will work on the Redwing. This to 30 nms.

R. K. Klenner 1/12/59

1/12/59.

Worked on the 5 mes shift register. The operation of the circuit as shown on page 108 was marginal especially with 2N697's (high hFE units).

~~Had~~ Made the following change




The operation of the above circuit was very stable for wide swings of voltage, drive & bias. Will try reducing the base input turns to 5 turns and operate with zero bias -


R. K. Kishore 1/12/59

1/13/59 - 1/14/59


After discovering an error in the wiring of the core-transistor shift registers, the circuit was changed to the following:




Picture were taken of the voltage and currents.



Output



I_c
0.1 μ sec/div




100 μ A/div

R. K. Asher

The circuit was very stable and operated with wide variation of the voltage and drive.

Worked on the blanking oscillator circuit for Bulova



80529 1/4 D30

The circuit would not meet the rise time spec (< 50 nsec, typical 30 nsec)

Obtained sample transistors from Motorola.
The rise time and width were measured for each sample.
Batch 792-1788 1/7/59

ABA

	t_r	width
1	55 nsec	1.05 nsec
2	65	
3	60	
4	65	
5	55	
6	65	
7	63	
8	53	
9	65	
10	60	

ACA

	t_r	width
1	65	1.05
2	63	
3	65	
4	58	
5	63	
6	70	
7	68	
8	63	
9	70	
10	70	

RT Laboratories 1/14/59


1/14/59

The results show that the rise times are generally longer for the lower β units, as expected.

R.T. Kikoshini 1/14/59

1/16/59

Tried various methods to decrease the rise time. The optimum turns ratio (for minimum rise time) was found to be 30:8.



The rise time is now approximately 30 nsec. Will make temperature tests and obtain data.

R.T. Kikoshini 1/16/59











1/17/59

Low temperature test on the above circuit

R.T. Kikoshini

1/17/59


CRT WAS NOT LINED UP WITH GRATICULE



RT Abraham - 1/17/59

1/17/59

The increase in the overshoot is due to the added lead length when the breadboard is in the oven.




Results of trying 20 units

<u>ABB</u>	time	<u>ACB</u>	time
1	32 nps	1	32 nps
2	34	2	33
3	32	3	32
4	33	4	34
5	32	5	38
6	32	6	31
7	30	7	34
8	32	8	32
9	30	9	32
10	33	10	30

$t_{width} = 1.25 \mu s$ (Constant)

R. K. Katschenko 1/17/59


V_{BE}



V_{CE}

I_C


1/20/59



I_B

1/20/59 R. K. Katschenko

Set up the 5mc ring shift register as a one bit ring and took pictures of the I_B, I_C, V_{BE} and V_{CE} to get an idea of the power dissipation. 1/20/59



t	V _{ce}	I _c	P _c
20	11	.08	.88
40	6	.160	.96
60	5	.230	1.15
80	8	.290	2.32
96	0	-	0

Peak Base dissipation $\approx (1.5V)(80ma) \approx 120$

The average collector dissipation over a period of 100 μ s is approximately 500 mw. The total transistor dissipation is approximately 550 to 600 mw when the shift register is clocked (all "1's")





Will need temperature tests tomorrow

R. W. Johnson 1/20/59



118 1/21/59.

5 MCS

Ran a temperature test on the core transient shift register circuit shown on page 112. The 4 stages were run & connected and placed in the oven. The current steering driver circuit was not ~~run~~ given the temperature test.



P. K. Kishner 1/21/59




There was no apparent change in the operation over the temperature range -55° to +85° C

The operating range of the collector supply voltage and the drive current was determined for the temperature range -55° C to +85° C. The results of this test is shown on the following page. The operating range is wide and the circuit appears to be very stable throughout the range.

R. K. Johnson 1/21/59

5 MCS CORE TRANSISTOR SHIFT REGISTER



4 STAGES (2 BITS) RING CONNECTED



RTK 1/22/59

1/22/59

To get an idea of the performance of linear pulse transformers in a blocking oscillator circuit, the following circuit was breadboarded.



The best rise time was about 50 nms. The output would not meet Bulova's specs for rise time and drop.

Tried five AAB units in the square loop core blocking oscillator.


Sample	t_r
1	30 nms
2	30
3	30
4	30
5	30

The rise time has ~~been~~ ranged from 30 - 35 nms for a total of 25 units (AAB, ABB, ACB).


R. L. ... 1/22/59

1/23/59

By applying a D.C. Bias to the drive winding of the shift register, a free running ring was developed.



A picture of the sense output was taken for a $I_0 = \frac{V}{R} = 175 \text{ ma}$



The natural frequency is 5 mc.


R. T. Ketchum 1/23/59

1/26/59 — 1/30/59

Tried branching out of the shift register as shown on next page —

R. T. Ketchum

1/26/59 - 1/30/59




There was a lot of noise in the circuit on the ground bus and supply voltages.

D Ferris reversed the circuit.

The circuit was unstable at 5 mc because of the increase in the transfer time caused by the two added windings in the collector circuit.

Reducing the frequency slightly stabilized the operation.

Tried adding a device to the base circuit of the blocking oscillator to see if it would improve the rise time. No improvement was noted.



R. Schubert

1/26/59 - 1/30/59

Using the equations in Lindell & Matson's paper on blocking oscillators, the optimum turn ratio determined experimentally was verified. Using

$$X_m^2 + X_m^2 = \frac{g_0}{2C_c \omega_0} \quad X = \frac{p}{\omega_0}$$

for the 2N697

$$\begin{aligned} g_0 &\sim 0.05 \\ \omega_0 &\sim 2\pi \cdot 10^8 \\ C_c &\sim 10^{-11} \end{aligned}$$

$$X_m = 1$$

$$n = 1 + \frac{g_0}{2C_c \omega_0 (X^2 + X)}$$

$$n = 3.6$$

$$t_n \approx \frac{2.3}{p_0} \approx \frac{2.3}{2\pi \cdot 10^8} = 3.7 \text{ nsec.}$$


The results are in good agreement with the exception of the rise time. The calculated rise time is much lower than that obtained experimentally by a factor of 10.

RT Khoshdel
1/20/59

2/3/59


Tried a complementary emitter follower circuit for the IRE show display.

RT Khoshdel 2/3/59



Switched 500 ma with a current gain of 10. The rise and fall times were about as good as that coming out of the 217A's

To eliminate one generator the following circuit was tried




The ^{reflected} signal was fairly good. Will continue work on this circuit.

R. T. Liberman
2/3/59

Since the generator end is not matched (especially in the zero db position) signals were being reflected from the stub to the generator and back to the load. This was reduced by adding a series resistor in the generator end.
R. T. Liberman 2/9/59


2/5/59 - 2/6/59

Tried the following circuit as a constant current pulse source -



A pulse is applied to T_1 , directly coupled to T_2 . Current flows thru the load and the feedback resistor, R . The emitter of T_1 is returned to the resistor R but resulting in negative current feedback. The circuit regulated pulses


of 500 ma thru load resistor of 90 Ω changed to 0 ohms. The circuit oscillated with an inductive load of 6.2 μ h. Also T_2 was breaking down from the $\frac{dI}{dt}$ on turn off. The oscillations can be reduced or eliminated by slowing down the circuit response. The circuit can also be gated in push-pull.



R.T. Kiboshkin 2/6/59

2/23/59

Worked on the ILC Show Display.



One of the 53/54 G plug in unit for the scope (with A=13) was found to give slivers on A-13 with fast (> 20 nsec rise time) pulses. Another unit was tried and gave better results (still without complete cancellation). Some adjustment in the plug-in might help.

R.T. Kibben 2/23/59.

2/24/59

Tried a different 53/54 G plug in unit. Cancellation was much better. Adjusting tools have been ordered for the coil slugs in the plug in.

R.T. Kibben 2/24/59


MAGNETICS INE

80519 - 1/2 D001

$\Phi = 1$ MAXIMUM

$(NI)_0 = 0.14$ AT

$\Phi_s = 0.275$



K&E 10 X 10 TO THE 1/2 INCH 359-11 KEUFFEL & ESSER CO. MADE IN U.S.A.

2/26/59

MAGNETICS, INC.

80530 - $\frac{1}{4}$ DODD


$\Phi \sim 10$ MAXWELLS

$(NI)_0 = 0.29$ AT

$C_s = 0.945$ AT/MS

$\frac{1}{f_s}$ (MSEC-1)

K&E 10 X 10 TO THE 1/2 INCH 359-11 KEUFFEL & ESSER CO. MADE IN U.S.A.



RTK 2/26/59

2/20/59

D. Ferris took switching curves of the transformer cores
received from magnetics.

R T Kibben


3/3/59

Attended WJCC in San Francisco.

R T Kibben
2/3/59

3/11/59

Tried the constant current circuit again
(page 126).



Switched 500 ma thru
the .47 μ h choke with
a rise time of 0.15 μ s.
 $L \frac{di}{dt}$ peaks were ± 18 volts


The current was well
regulated as was previously
observed. Will continue
work on the circuit

R T Kibben
3/11/59




3/17/59

Tried a core driven saturating circuit
as a core driver. The circuit is as shown
on the next page

R T Kibben 3/17/59



The core was allowed to saturate, pictures were taken of the currents and voltages in the circuit



The main disadvantage to the circuit is the change in width with transistor β . The width increased by 0.2 μ sec when the transistor was changed from a $\beta = 50$ to a $\beta = 150$. The fall time was greatly reduced when the core was not allowed to saturate. This may be a possible improvement on the speed of the circuit

R. T. Kikoshin 3/17/59


3/20/57

Found an error in the rough draft of the shift register report in the calculation of the input turns. The error was corrected by calculating the input turns for minimum switching time rather than for a specified switching time.


R. W. Whitaker
3/18/59

Took pictures of the driver circuit shown on the preceding page with the core unsaturated. The transistor is just in saturation. The fall time has been reduced to about 30 nsecs.

3/20/59



The dead core inductance of a Telemeter Magnetic 50-TT core was measured using the following circuit.



A step of voltage was applied and the rise time of the current was measured

R. W. Whitaker: 3/20/59

3/20/59

The rise time was measured for $V=5$ volts, $R=10 \Omega$
and $N=10$ turns.

$$t_r = 120 \text{ } \mu\text{s}$$

$$t_{(10\% - 50\%)} = 32 \text{ } \mu\text{s}$$

Using $t_r \approx 2.2 \frac{L}{R}$

$$L = \frac{(120 \times 10^{-6})(10)}{2.2} \approx 0.55 \text{ } \mu\text{h}$$

$$\frac{L}{N^2} \approx 5.5 \text{ } \mu\text{h/turn}^2$$

Taking $V=1$ volt, $t_r \approx 130 \text{ } \mu\text{s}$ which agrees
with the above.

Also the mid point check ($t_{10\% - 50\%}$) agrees with
the 10-90% point

$$L = \frac{R \Delta t_{(10\% - 50\%)}}{0.588}$$

$$= \frac{(10)(32)}{0.588} \approx \underline{\underline{0.545 \text{ } \mu\text{h}}} \quad \leftarrow \text{Ok}$$

Rt Winkler
3/20/59

3/20/59


Also made a rough calculation of the flux capacity of a SD T core. From the curve on page 18, for a read and write magnet of 0.5 amp turns, the peak output volts/turn is 70 mv/turn. ^{and the switching time is 0.85 μ s} Assuming the output to be sinusoidal,

$$\Phi = 2 \Phi_N \approx (70 \times 10^{-3}) (.85) \times 10^{-6} \left(\frac{2}{\pi}\right) \\ \approx 3.8 \times 10^{-8} \text{ volt sec/turn}$$

RT Kleshinski 3/20/59

3/23/59

Continued work on the PNP-NPN compound constant current driver.




G. F. Abbott, Jr of B.T.C. has applied this circuit to constant current and constant voltage drivers.

RT Kleshinski 3/23/59

3/22/59

Watt's constant current circuit is as follows.




The constant current driver shown on p 176 and p 179 is as shown.

Will make a comparison of these circuits


R. Kleban 3/23/59

3/24/59





Compared the two circuits shown above for their constant current capabilities by using a square wave over for a load.


R. Kleban 3/24/59



I_V
 I_C
 V
 I_C



I
 V
 V_1
 V_2



The second circuit appears to have slightly better constant current characteristics

R. T. Whorlwin 3/24/59

3/25/59

Received ferrite memory cores from General Ceramics MC 138. Will test them tomorrow.

RT Whitcomb 3/25/59

3/26/59



Tested the General Ceramics MC 138 Unit two conditions: $NI_W = NI_R$ and $NI_W = 1 \text{ long turn}$.

The results are plotted on the following graph. These results are in agreement with the manufacturer's data sheet.

RT Whitcomb 3/26/59

3/31/59


Measured the lead core inductance of the General Ceramics MC-138 cores. The values shown on page 137 are in error in that it represents wire inductance ~~with~~ mainly with little contribution from the core,



The rise time of the current + cores measured for 100 cores and 0 cores.

GENERAL CERAMICS MC-138
FERREANIC S-4


$NI_W = NI_R$



KE 10 X 10 TO THE 1/2 INCH 359-11 KEUFFEL & ESSER CO. MADE IN U.S.A.

RTK 3/26/59

V_p/N MILLIVOLTS/TURN



RTK 3/26/59

3/31/59

t_r	100 cores	$\frac{250 \text{ mA}}{120 \text{ m}\mu\text{s}}$	$\frac{500 \text{ mA}}{120 \text{ m}\mu\text{s}}$
t_r	no cores	100 mμs	100 mμs

$$2.7 \frac{L}{R} = t_r$$

$$L_1(100 \text{ cores}) = \frac{1.2}{2.7} = 0.445 \text{ }\mu\text{henries}$$


$$L_2 = \frac{1.1}{2.7} = 0.407 \text{ }\mu\text{henries}$$

$$L_1 - L_2 = .038 \text{ }\mu\text{henries} / 100 \text{ cores}$$

$$L_c = \underline{0.9 \text{ m}\mu\text{h} / \text{core}}$$

R. T. Kuhn 3/31/59


Will build a bidirectional core memory driver as shown on page 126 4/2/59



VH Grinch suggested reducing the size of the R_c (now using 100 Ω) to give better fall time.

R. T. Kuhn 4/2/59

1/3/59



Considered the load in two positions shown above.

For position ①:


$$\begin{aligned}
 V_{BE1} &= V - (F\beta_1\beta_2 + 1) I_{B1} R_S \\
 &= V - \left(\frac{F\beta_1\beta_2 + \beta_1 + 1}{F\beta_1\beta_2} \right) I_L R_S \quad \text{where } I_L = F\beta_1\beta_2 I_{B1} \quad [1]
 \end{aligned}$$

Assume that

$$V_{BE1} = m I_C + V_0$$

$$V_{BE1} = \frac{m I_C}{F\beta_2} + V_0$$

$$= \frac{m\beta_1 I_L}{F\beta_1\beta_2} + V_0 \quad \dots \dots \dots [2]$$



Equating [1] and [2] and solving for \$I_C\$

$$\boxed{I_C = \frac{F\beta_1\beta_2 (V - V_0)}{m\beta_1 + (F\beta_1\beta_2 + \beta_1 + 1) R_S} \quad \dots \dots \dots [3]}$$

4/3/57
If $m\beta_1 \ll (F\beta_1\beta_2 + \beta_1 + 1)R_s$

and $F\beta_1\beta_2 \approx F\beta_1\beta_2 + \beta_1 + 1$

then

$$I_L \approx \frac{V - V_0}{R_s}$$

which shows that the load current for connection (1) is constant as long as V is constant.

For load in position (2):

$$\begin{aligned} V_{BE} &= V - (F\beta_1\beta_2 + \beta_1 + 1)I_{B1}R_s \\ &\approx V - \frac{F\beta_1\beta_2 + \beta_1 + 1}{F\beta_1\beta_2 + \beta_1} I_L' R_s \approx V - R_s I_L' \quad [1] \end{aligned}$$

$$\text{where } I_L' = (F\beta_1\beta_2 + \beta_1)I_{B1}$$

$$\text{Again assume } V_{BE} = m\beta_1 I_{B1} + V_0 \quad [2]$$

Combining [1] and [2] and solving for I_L'

$$I_L' = \frac{V - V_0 - m\beta_1 I_{B1}}{R_s} \quad [3]$$

Since the load current is dependant on I_{B1} it is not constant, this agrees with the experimentally observed results.

R. V. Liberman 4/3/57


4/7/59

Continued working on the constant current pulse circuit. With two pulse generators (100 x ms pulses), generated a read and write current with the circuit as shown on page 158. With a core as a core it was found that the inactive PDA was driven into breakdown when the active was switched the core (the core voltage adds to the PDA collector supply voltage). Will continue work on this problem.

R T Khoshnaw 4/7/59

4/8/59


To generate read and write pulses from a single pulse source, the following circuit was considered.



R T Khoshnaw 4/8/59

4/8/59

If both transistors are identical (also, if all the external components are identical), then pulses applied to the bases of the transistors will have no effect. However, if there is any unbalance, the current will be greater in one side and the core will be driven into saturation. When the ^{input} pulse is removed, the ~~voltage~~ voltage on the windings caused by the flux change from saturation to remanence is of the polarity to trigger the other side of the circuit.



The circuit on the preceding page was set up with a collector supply of 20 volts and a bias of -1.5 volts. The circuit operated as described. A very stable free running circuit was made by forward biasing the bases. The frequency is dependent on the supply voltage and the flux

Capacity of the core, that is

4/8/59

$$\frac{T}{2} = \frac{2N\Phi_m}{V}$$

where T = period
 N = number of collector turns.
 Φ_m = remanence flux
 V = collector supply volts.

RT Robinson 4/8/59

4/9/59

Discussed coincident current and linear selection core memories with V H Grinch. It was decided to start work on the linear selection memory drive circuit with J. Han.

RT Robinson 4/9/59

4/13/59

After discussing the DBM Kingston circuit with V Grinch a phone call was made to Geo Center to find out exactly what conditions they were concerned about. Summary of the call is on the next page.

RT Robinson 4/13/59

PHONE CALL TO GEO (ANTHONY) TEAM ON 4/13/57
 CONDITION:




TRANSISTOR IS GOING FROM "ON" TO "OFF"
 32
 THE CORES IN THE COLLECTOR ARE
 NOT BEING SWITCHED. THEY ARE INHIBITED
 AND OPERATING IN THE SATURATED
 REGION. (CANTINO SAID THAT THEIR
 ACTUAL LIMIT ON THE NUMBER OF
 CORES IS 15 AND NOT 32.)
 THE -4 VOLTS ^{ON THE BASE} IS FROM THE ^{INPUT} CORE
 FROM SATURATION TO REMANENCE.

INFORMATION DESIRED:

HOW WILL THE FOLLOWING EFFECT
 RELIABILITY?

1. THE 10.9 WATT YEAR POWER SPIKE
 (FROM THE V_{CE} CURVES)
2. THE CLIPPING OF THE SPIKE ON
 LOW V_{CE} UNITS


See also 1/3



OK 4/13/59


4/14/59

Started looking into the TBM circuit and the condition described on page 144. Set up the following circuit.




The circuit of interest is the last stage. The saturated core core was simulated with a 10μH choke.

The $\frac{di}{dt}$ peak on turn-off was approximately 30 volts. Increasing the inductance to 16μH did not increase the peak. Will continue work on a circuit to give a higher $\frac{di}{dt}$ on turn off.



Ritterhouse 4/14/59

4/15/59





Continued work on the IBM Kingston circuit with I. Haas.

The test circuit was changed as shown. The core was set and reset by capacitor charge and discharge currents. Initially the circuit was 560 Ω resistor shunting the choke was omitted. This resulted in ringing on turn-off as there was no place for the coil energy to go except to the collector to emitter capacitance. By measuring the frequency of ringing, the total capacitance was found to be about 17 pF. The damping resistor was then added and the waveforms (current & voltage) looked approximately as the waveforms described by IBM.

R. T. Liberman 4/15/59

4/15/59
 Pictures of the current and voltages were taken




Observing also the base & emitter currents indicated that most of the current was going into the capacitance. Will make a closer observation of these currents.

Some low V_{ce} units were tried and definite clipping action was observed at approximately the V_{ce} voltages measured by J. Haas on the high speed plotter. The clipping action was more pronounced when the V_{ce} was increased (to 90 volts)


R. T. Winkler 4/15/59

KE 10 X 10 TO THE 1/4 INCH 359-11 KEUFFEL & ESSER CO. MADE IN U.S.A.

HIGH V_{CE} UNIT



TEST CIRCUIT



RTK 4/16/59

RT Mikina 4/16/59

4/16/59

Continued work on the 5B4K Klystron Circuit.

1 Ω current measuring resistors were added

to the base and collector emitter circuits and pictures

were taken of the I_B and I_C






The addition of the 1 Ω in the emitter had some effect

on the operation of the circuit.

The waveforms, however, give a reasonably accurate picture of the current.

Pictures were taken of ~~low~~ a high V_{CE} and a low V_{CE} unit.


Plots of I_C vs V_C were made by taking print by print from the oscilloscope display with a 20 μ s sweep.




J. K. Klystron 4/16/59

K&E 10 X 10 TO THE 1/2 INCH KEUFFEL & ESSER CO. MADE IN U. S. A. 359-11

HIGH VOLTAGE UNIT



TEST CIRCUIT





RTK 4/16/59

RT Mikina 4/16/59

K&E 10 X 10 TO THE 1/2 INCH 359-11 KEUFFEL & ESSER CO. MADE IN U.S.A.

Low Noise Unit




RTK 4/16/59

RTK 4/16/59

150 4/22/59

Set up the following circuit for core testing



Took a few spot checks on the data taken by Bob McMahon (Solid State Circuits Conference 1958). Since the data obtained is in good agreement with McMahon, it will not be taken again.

Resumed work on the two transistor-one core blocking oscillator as shown on page 141. The circuit has a tendency to free-run, when will continue work on the circuit so that it will operate as a stable flip-flop.

R. T. Kiborkhin 4/22/59



4/28/59

F7 4100's were tried in the 5 megacycle shift register. 8 AB's and 8 AC's were tried in groups of 4. There was no significant increase in ~~off~~ speed. Operation was not as stable ^{with} as the 2N696 and 2N697's. It appears that the F74100 will require more base drive (by increasing the base turns by 1, say). Since there will be no appreciable increase in speed, anyway, this will not be tried at this time.

R. T. Whorson 4/28/59

4/29/59

Started work on a read-write pulse generator for use with the constant current core driver shown on page 126



152 4/29/59


Design of Core circuit:

Core: Magnetics, Inc. 80529 $\frac{1}{4}$ D30

$$C_s = 0.376 \text{ AT } \mu\text{s}$$

$$F_0 = 0.15 \text{ AT}$$

$$\Phi = 0.8 \text{ volt } \mu\text{sec} / \text{turn}$$



We want 5 volts out with a pulse width of 1.5 μs

$$XN = \frac{VT_s}{\Phi} = \frac{(5)(1.5)}{(0.8)} \approx 10 \text{ T}$$

$$T_s = \frac{\left(\frac{X^2}{R_2} + \frac{1}{R_1}\right) N^2 \Phi + C_s}{\frac{NV}{R_1} - F_0}$$

Since the source is a constant current, F ,

$$T_s = \frac{\frac{X^2 N^2 \Phi}{R_2} + C_s}{F - F_0}$$

For small droop, $\frac{X^2 N^2 \Phi}{R_2} \gg C_s$

$$\text{Let } \frac{X^2 N^2 \Phi}{R_2} = 10 C_s$$

$$\frac{(100)(0.8)}{R_2} = 3.7$$

$$R_2 \approx 82 \Omega$$

$$F - F_0 = \frac{3.7 + 0.37}{1.5} \approx 2.7$$


$$F = 2.8 \text{ AT}$$

Let $I = 100 \text{ mA}$

$$N \approx 30 \text{ T}$$

By Kakashima
4/29/59

WAVEFORMS UNLIMITED AT YOUR FINGERTIPS



TYPE 200

WAVEFORM SYNTHESIZER

— AND —

PLUG-IN GENERATORS

EXACT



EXACT ELECTRONICS, INC.

P. O. BOX 552

PORTLAND 7, OREGON

TYPE 200 WAVEFORM

Each of the two groups of 50 knobs on the front panel of the **Synthesizer** adjusts a characteristic of a small segment of the total output waveform. Which characteristic—amplitude, slope, width, etc.—is determined by the plug-in generator being used with the **Type 200**.

The plug-in generators furnish the versatility of triggering and lockout features as well as a wide range internal timing source necessary for the basic **Type 200**. The desired complex main output from the plug-in is then a result of combining the two in-



dependent **Type 200** increment outputs (primary matrix and secondary matrix).

The ease and speed in producing nearly any waveshape needed gives this instrument application in every scientific field. A few are listed below:

- | | |
|--------------------------------|---------------------|
| COMPUTER PROGRAMMING | PCM-PTM SYSTEMS |
| BASIC RESEARCH | SPECTRUM SIMULATION |
| SERVO DESIGN & TEST | RADAR PULSE CODING |
| SPEECH AND SOUND SYNTHESIS | |
| TELEMETERING CHANNEL SYNTHESIS | |

TYPE A

VARIABLE SLOPE GENERATOR



MAIN OUTPUT

- No. of increments 10, 20, 30, 40, or 50
- Time/increment 1 sec. to 3.3 μ sec.
- Increment Amplitude 0-50 v variable
- Increment Risetime 0.4 μ sec
- Time Jitter 1 part in 10,000/incr.
- Amplitude Stability5% of max. ampl.
- Slope limits (each incr.) 20% or ± 10 v, whichever greater
- Waveform continuity within 3%
- Waveform power 50 v @ 10 ma
- Overall waveform ampl. var. over 3 to 1 range
- Waveform ref. level factory adj. 0

The **Type "A"** plug-in produces a main output waveform having 10, 20, 30, 40 or 50 increments (segments) with independently variable amplitude and slope. Continuously variable timing over a wide range permits creation of sine waves, irregular waveforms, sawtooths and triangular functions, discontinuous waveforms, etc. Auxiliary outputs provide variable amplitude increments with the same time base as the main output.

TRIGGERING

Internal free running generator

MATRIX OUTPUTS

Increment Amplitude 0-10 v variable
 Increment Risetime 0.2 μ s
 All other specifications same as MAIN output

GENERAL

Scale of ten out 40 v gate every 10th increment
 Sync out 30 v amplitude
 Monitor Isolated output parallel to main output
 Accessories included Sync out cable
 Main output coax

Price \$325
 f.o.b. factory

TYPE D CONTINUOUS WAVEFORM GENERATOR

TENTATIVE


The output from this plug-in combines the features of slope and width. An output is produced which is an uninterrupted waveform composed of increments having independently variable width and slope. This unit will provide a trigger lockout feature and wide range continuous timing.

Tentative production August 1960
 Tentative price \$300

EXACT ELECT

11 29 1967

FORM SYNTHESIZER



GENERAL SPECIFICATIONS

No. of increments 10, 20, 30, 40 or 50
 Increment position indicated by neon bulbs
 Power req. 105-125 v 50-60 cps. 425 watts
 Weight 58 lbs



TYPE 200 \$1575
TYPE 200 RM \$1600
 f.o.b. factory

PLUG-INS

VARIABLE WIDTH GENERATOR

TYPE C

The **Type "C"** plug-in produces an output waveform made up of increments having independently adjustable width as well as amplitude. The number of increments in the total waveform can be controlled through a lockout-reset feature which permits internal or external sequence gating. Incremental pulse widths from 1 μ sec to 1 sec. are available. A monitor jack is provided for parallel oscilloscope observation.



TRIGGERING

In the LOCKOUT MODE the generator can be armed and, depending on the TRIGGER SOURCE, will either internally generate a pre-set number of increments or wait for additional external or manual triggering

- Lockout by 10 count re-arm for each row of ten incr.
- Lockout by program count re-arm for each total no. of rows (10, 20, 30, 40, or 50 incr.)
- Normal Mode No lockout feature
- INT source Free Running Generator at Time/Increment Rate
- EXT. source 5 v at 1 μ sec. RT
- Manual (EXT.) single shot

MAIN OUTPUT

No. of increments 10, 20, 30, 40, or 50
 Time/increment 1 sec to 1 μ sec.
 Increment amplitude 0-50 variable
 Time Jitter 1part in 10,000/incr.
 Amplitude stability 0.2% of max. ampl.
 Variable width ratio 1:10 per incr.
 Waveform power 50 v @ 10 ma
 Overall waveform amplitude Var 3 to 1 range
 Waveform ref. level Factory Adj. to 0

GENERAL

Scale of ten out 40 v gate every 10th incr.
 Sync out +30 Volts
 Monitor isolated output

Accessories included: Sync out cable
 Main output coax


Price \$300
 f.o.b. factory

PLUG-INS

TYPE E PULSE TRAIN GENERATOR

This plug-in takes the two independent matrix outputs from the basic Type 200 and arranges them to run concurrently for a main output of 100 increments variable in amplitude and timing. This unit will be very useful in staircase and pulse train applications.

Tentative production August 1960
 Tentative price \$200



1 Northwest & Western Canada

COMPTRONICS
Suite 123-124
No. 2 Hanford St.
Seattle 4, Wash.
Phone: MAin 4-5135

2 Northern California

GERALD B. MILLER CO.
1334 Old County Rd.
Belmont, Calif.
Phone: LYtell 1-0365

3 Los Angeles Area

GERALD B. MILLER CO.
1550 N. Highland Ave.
Hollywood 28, Calif.
Phone: HOLlywood 2-1195

4 San Diego & Arizona

GERALD B. MILLER CO.
P.O. Box 6544
Phone: ACADEmy 2-1121

5 Colorado & New Mexico

HYTRONIC MEASUREMENTS
1295 So. Bannock St.
Denver, Colo.
Phone: PEarl 3-3701

6 Utah & Wyoming

HYTRONIC MEASUREMENTS
2022 So. Main St.
Salt Lake City, Utah
Phone: INGersoll 6-4924

7 Syracuse Area

TECHNICAL INSTRUMENTS INC.
916 Liverpool Road
Liverpool, New York
Phone: OLDfield 2-2534

8 Boston Area

TECHNICAL INSTRUMENTS INC.
90 Main St.
Reading, Mass.
Phone: REAding 2-3930

9 Connecticut

TECHNICAL INSTRUMENTS INC.
1115 Main St.
Bridgeport, Conn.
Phone: FOrest 8-4582

10 N.J. lower N.Y., Long Island Eastern Penn., & Delaware

R.E. WEBER CO.
15 Terry Lane
East Brunswick, N.J.
Phone: CLifford 7-5243

11 Maryland, Wash. D.C. & Virginia

C.E. SNOW CO.
8218 Wisconsin Ave.
Bethesda, Md.
Phone: OLiver 4-1767

12 Eastern Canada

ALLEN CRAWFORD ASSOC.
P.O. Box 214
Willowdale, Ontario, Canada
Phone: BALDwin 5-7391

