

EEEEEEEEEE	CCCCCCCCCC	HHHH HHHH	0000000000	IIII	VVV	VVV
EEEE	CCCC CCCC	HHHH HHHH	0000 0000	II	VV	VV
EEEE	CCCC	HHHH HHHH	0000 0000	II	VV	VV
EEEEEEEE	CCCC	HHHHHHHHHH	0000 0000	II	VV	VV
EEEE	CCCC	HHHH HHHH	0000 0000	II	VV	VV
EEEE	CCCC CCCC	HHHH HHHH	0000 0000	II	VVV	
EEEEEEEEEE	CCCCCCCCCC	HHHH HHHH	0000000000	IIII	VV	

ELECTRONIC COMPUTING HOME OPERATOR - Designed by James F. Sutherland





TABLE OF CONTENTS

	Tab
News Clippings	1
ECHO IV Instruction Set	2
ECHO IV Log Book I (14 Apr 1966 - 19 Oct 1968)	3
ECHO IV Log Book II (19 Oct 1968 - 2 Oct 1974)	4
ECHO IV Back-panel Wiring Lists	5

Photo 1: Hal Chamberlin's home built HAL-4096 computer system, built in 1972. This system, which is still in service handling IO for an IMP-16 micro-computer system, features TTL logic, a 16 bit word length, 16 registers, 4 K bytes of magnetic core memory (a surplus IBM 1620), and priority interrupt.



The First Ten Years of Amateur Computing

Sol Libes
 President, Amateur Computer Group of New Jersey
 995 Chimney Ridge
 Springfield NJ 07081

If one could find a specific date for the birth of personal computing, it would be May 5 1966.

Most people I meet are under the mistaken notion that personal computing started only two or three years ago, with the introduction of the Altair 8800 by MITS. Nothing could be further from the truth. In fact, the amateur computing hobby was then almost ten years old.

I therefore decided to write this article to set the record straight, give credit to the early pioneers in this hobby and shed some light on the early history of microprocessors.

If one could find a specific date for the birth of personal computing, it would be May 5 1966. For it was on that date that Steven B Gray founded the Amateur Computer Society and began publishing a quarterly called the *ACS Newsletter*.

The newsletter exchanged information on where to get surplus computer gear, how to build not too complicated circuits, where to get integrated circuits, tips, experiences and where to get help. By the end of 1966, the Society reported that it had over 70 members.


1966 also saw the publication of the first books on how to build a home computer.

Typical was *We Built Our Own Computers* by A B Bolt and published by Cambridge University Press.

In January 1968, a survey in the *ACS Newsletter* reported that two amateurs had their home built systems up and running and that many others were actively working on their systems. The survey indicated that programmable memory sizes ranged from 4 to 8 K with some as high as 20 K, all magnetic core of course. Teletypes and Flexowriters were popular for IO. Clock speeds ranged from 500 kHz to 1 MHz, with the average 500 kHz. Most used discrete transistors, and a few reported using those new and hard to come by RTL integrated circuits. Instruction sets were small, ranging from 11 to 34 instructions. Word sizes were from four to 32 bits, with 12 bits the typical number. Registers ranged from two to 11, with three most common. Most reported that they had been working on their machines for about two years.

The April 1968 issue of *Popular Mechanics* reported on ECHO IV (Electronic Computing Home Operator), a home built computer constructed by Jim Sutherland. It had four registers, used a 15 bit word, had 8 K bytes of core memory, 18 instructions and a clock speed of 160 kHz.

In December 1968 Don Tarbell (now



Jim Sutherland, a computer specialist at Westinghouse Electric Corp., checks over the computer built at his suburban Pittsburgh home. After programming, the computer will take charge—and tell Sutherland and his wife what's needed in groceries, how to handle the household budget and even predict the weather.

(AP Wirephoto)

Computers Seen as Boss of Household

By BOB VOELKER

PITTSBURGH (AP) — Tired of having people tell you what to do? Brace yourself—for the worst.

A new commanding voice is being heard across the land. It's only a whisper now. But someday it might be roaring at you in your home.

It's a computer.

Nowadays, computers aren't bothering you. There are only a relative handful around; and they're busy doing things like running steel mills and chewing up mountains of banking data.

"Mother's Little Helper"

But they have a fiendish eye on your home—with invasion in mind. They'll probably sneak in under the innocent-sounding guise of "mother's little helper."

Jim Sutherland, a computer specialist at Westinghouse Electric Corp., is among those who foresee the invasion. Matter of fact, he's aiding and abetting it.

Sutherland, 33, has built a computer in the basement of his suburban Plum Borough home.

Now, he's busy programming it; that is, telling it what he wants it to do.

Later, the computer will take charge—and tell Sutherland and his wife what to do.

Household Bookkeeping

Initially, Sutherland is setting up programs to handle household bookkeeping and to prepare shopping lists.

He says home computers eventually will:

--keep an inventory of groceries on hand—and tell you what to buy.

--keep track of family finances—and tell you what luxuries to cut out.

--predict the weather—and tell you to wear an overcoat.

--keep track of your diet—and tell you to lay off the booze.

No Talking Back

There's no talking back to the computer. All you can do is listen—and squirm.

Sutherland, who dubbed his computer ECHO-IV for Electronic Computer for Home Operations, says:

"Actually, the number of things ECHO-IV will do around the home is almost unlimited.

"For instance, I plan to eventually hook up television sets to the system. When my wife, Ruth, or one of our three children wants to leave a message for other members of the family, they'll simply type it into the computer which will display the message on the TV screens."

Could Aid Golfer

Sutherland says a computer could be set up to tell a golfer what's wrong with his swing. He would swing at a stationary ball, and the computer would say something like:

"You didn't keep your head down, you jerk."


He predicted computer magazines will be published some day telling about new challenges and successes and presenting "game" problems.

He predicts computer tapes and records will be available much like today's recording tapes and records. A person will buy a tape, say for bookkeeping, then program into it his own personal data.

Sutherland put together his computer from obsolete parts and some equipment borrowed from Westinghouse. He estimates such a computer is worth about \$10,000.

In time, he says, the cost will be reduced considerably. He feels people will start tinkering with home computers when the cost becomes comparable to that of early model color television.

Then, the invasion starts in earnest.



-Post-Gazette Photo

While Jim Sutherland checks his homemade computer, daughter Sally is buttoned up for rain by her mother, Jay and Ann look over food, one of many household items managed by selective device ECHO-IV.

ECHO TO DO 600 HOUSEHOLD TASKS

Computer Carries Family Load In Engineer's Suburban Home

By DENNIS CASEY
Post-Gazette Staff Writer

Days of compiling shopping lists for trips to grocery stores are never over for Mrs. Ruth Sutherland, who will find out exactly what foods she needs by asking the computer her husband built in their Plum Borough home.

And if you think that sounds "1964ish," get a load of this: The computer, which look innocuous enough in the Sutherlands' basement, will keep track of family finances, predict the weather, run digital coded computer clocks, turn television sets and radios on and off, print recipes and control the house temperature.

And all that is just a start, according to James Sutherland, 33, whose family lives in a split-level home at 4537 Havana Drive. Sutherland, a Westinghouse Electric Corp. computer systems engineer, plans for his machine eventually to perform 600 tasks in the house.

For Jim, the computer is the culmination of a year's labor of love, during which he used discarded computer components and spare time to work on the machine. "I started it mostly just as a hobby," he said. "It was a way to unwind after coming home from work."

Jim designed the computer from scratch, making schematic sketches and mooching obsolete computer components from his company. "They were glad to give them to me," he said.

The computer, which Jim dubbed with the acronym ECHO-IV (Electronic Computer for Home Operation), stands about six feet high and takes about seven feet of floor space at one end of the family's basement.

Jim figures that to program the computer completely (which he ex-

plained means "give it directions on what to do") will take him about ten years of work in his spare time.

Clocks in the Sutherland home already are set up to run from the computer, as does one in the living room. It is a clock without hands or the conventional arabic numerals. It consists of sets of lights, which flash on and off.


"The kids could read this before regular clocks," he mused while glancing up at it. "We have one regular clock—that's in the kitchen stove, so we couldn't do too much about it."

Jim has two daughters, Sally, 6, and Ann, 10, and a son, Jay, 19 months. Jim said his son shows a penchant for computers as he plays around ECHO and drags pieces of wiring around with him. It's easy to imagine Jay 15 years from now asking the computer if he can use the car for an evening (or will the car be a helicopter then?)

out
ts,




99
H



S.

© 1968 Jos. E. Seelye Group Co. Manufacturer and other uses.



**Popular
Mechanics**

HOMEMADE PROGRAMMER'S DESK contains keyboard, page printer, paper tape punch and paper tape reader

A Computer in the *Basement?*

Jim Sutherland's home-built computer is not very sophisticated by today's standards—or tomorrow's. But as it takes on more tedious household tasks, it's proving what can be expected of the future home computer

By GLENN INFIELD

THERE HAVE BEEN many predictions that the home of tomorrow will be radically different from the home of today, because it will be run by a computer. But no one knew precisely what a computer could do in the home until Jim and Ruth Sutherland of Pittsburgh, Pa., designed, built and programmed "ECHO IV." ECHO means Electronic Computing Home Operator, and building it has been a family affair.

Jim is a computer-systems design en-

gineer with Westinghouse Electric Corp., and his wife, Ruth, is a home economist. Their home-computer venture began two years ago when, as a hobby, Jim started buying obsolete computer parts and sketching logic circuit diagrams. Actual wiring of 11 printed-circuit module mounting panels began as soon as the design stage was completed. Within the year, ECHO was running simple programs but was limited by an inadequate input-output

APRIL 1968



SUTHERLAND goes over the intricate wiring required to build ECHO. Each of four units has such a panel

capability. To overcome that handicap, Jim produced a programmer's desk consisting of a keyboard, page printer, paper tape punch, and paper tape reader in oiled walnut enclosures.

Before the end of the second year what was formerly the family basement playroom had been taken over by the home computer and its peripheral equipment and Ruth was wondering, "Will it replace me?"

She isn't worried about this now, since she has learned that home computer programs must first be flow-charted by someone who knows *home-making*. Flowcharts define the job graphically, so that the programmer and the user can understand each other.

Usually, shortcuts and time-saving features show up when the flowchart is prepared for a task prior to translating it into computer language. Later, if program revisions are needed, the flowchart provides a quick review of how the program operates. Changes and/or corrections in the flowchart can easily be inserted into the program listing of instructions.

The Sutherlands feel that if the homemaker programs some of her own



RUTH SUTHERLAND programs computer which can control temperature, set clocks, tabulate home bills

tasks, she will better understand how the computer operates and become skilled in determining best household applications.

Simple keyboard entry and printer output routines were the first ECHO programs the Sutherlands wrote. These were followed by the paper tape input and paper tape punching routines. Subsequently these programs permitted other, more complicated programs to be entered into the computer, verified on the printer, and stored permanently on paper tape. Jim is now devoting his time to writing such programs as multiply, divide, multiple precision add, subtract, and message writer routines.

As more jobs are loaded into ECHO,

INPUT-OUTPUT UNITS are made from an electric typewriter keyboard and a surplus teletype printer




its core memory 8192 words may be when Jim will load magnetic-tape auxiliary units. The computer commands—or messages—instructions—which computer program memory for future larger programs will tape and loaded when needed.

Now that the basic planning in ECHO IV, planning to delegate bookkeeping to the existing monthly budget for monthly expenditure summing job that ECHO simple end-of-the-month specifically, when April income-tax deductions and grouped so that filled out readily.

One important task performs reliably is hour portion of bird clock displays found rooms of the Sutherlands signed and built the

ECHO with two of the front





Programs computer which can set clocks, tabulate home bills

etter understand how operates and become nining best household

ard entry and printer were the first ECHO therlands wrote. These y the paper tape input unching routines. Sub- programs permitted npllicated programs to t computer, verified n. eored permanently im is now devoting his uch programs as multi- ple precision add, sub- ge writer routines. are loaded into ECHO,

its core memory storage capacity of 8192 words may be exceeded, and that's when Jim will begin building some magnetic-tape auxiliary bulk memory units. The computer understands 18 commands—or machine language instructions—which can be arranged into computer programs and stored in memory for future use. Some of the larger programs will be stored on paper tape and loaded into the computer when needed.

Now that the basic routines are running in ECHO IV, the Sutherlands are planning to delegate the chores of bookkeeping to the computer. Tabulating monthly budgets and accounting for monthly expenditures is a time-consuming job that ECHO will reduce to simple end-of-the-month routine. Specifically, when April 15 rolls around, income-tax deductions can be identified and grouped so that tax forms can be filled out readily.

One important task which ECHO performs reliably is the updating of the hour portion of binary-coded decimal clock displays found in four different rooms of the Sutherland home. Jim designed and built the timepieces several

years ago, and even though the clocks have no hands, the children learned to tell time by them before they understood ordinary clocks.

ECHO will also be programmed to keep track of real time so that events can be scheduled up to a year in advance with one-second accuracy. Ruth isn't interested in running their home on a second-by-second schedule, but she feels Jim won't be able to make excuses about forgetting birthdays and anniversaries ever again.

Ruth believes that the kitchen is where the computer will really perform well and save time in routine jobs. Recipes will be increased or decreased proportionately to provide any number of servings, with the necessary shopping lists printed out automatically.

"To be really effective," Jim says, "the computer must know how much and what kind of food is on hand so allowances can be made in shopping lists."

Jim plans to modify the kitchen cabinets to allow ECHO to take inventory automatically. Later, as more complex programs are tried, the computer will

(Please turn to page 209)

ECHO with two of the front panels removed. Computer takes about 20 square feet of basement floor space



COMPUTER IN HIS BASEMENT

(Continued from page 79)

generate balanced menus with specific calorie and nutrient content, from which the family can select their meals in advance.

ECHO provides the Sutherlands with a proving ground for experimental family games. The Sutherland children—Ann, 11; Sally, 7; and James Scott, 2—are looking forward to programming and playing games on the computer. As television displays are added to the system, many new games involving logic and strategy will provide family entertainment.

Recently Jim connected his color TV to a controller that will eventually allow ECHO to regulate the TV schedule. For instance, on a school night, the children might have to answer correctly some key questions via the keyboard before ECHO will switch on the set. The antenna rotator will also be controlled by ECHO to insure proper alignment of the antenna with the corresponding channel number entered through a control keyboard. This way, one manual entry directs both set and antenna to the desired channel.

Automatic temperature control

Jim will experiment with the computer as a temperature-controlling device for the home. After interrogating weather instruments on the outside of the house, the computer will be programmed to compensate for weather changes and make automatic temperature and humidity adjustments on the inside. Purely for his own interests, he hopes to use ECHO as an aid in short-term local weather prediction. Jim has a degree in meteorology from Penn State University, which was received while he was on active duty as a weather officer in the U.S. Air Force. He and Ruth also hold degrees from the University of Missouri which Jim attended through a Westinghouse scholarship won in a National 4-H Farm and Home Electric contest.

The Sutherlands are pioneers in the field of home computers and undoubtedly will discover that the best computer applications will evolve through everyday experiments. Although many of the uses planned for ECHO sound impractical and impossible, Jim notes that many of today's computers and their uses would have sounded farfetched to people 20 years ago.

For instance, at age 15, Jim constructed a model electrified farm to show various farm groups how they could do more work with the aid of electricity. "Several national magazines carried stories on the project; the one I value most appeared

(Please turn to page 229)

SHOOT A STAPLE WHEREVER YOU'D DRIVE A NAIL!

ARROW
Heavy Duty
STAPLE GUN Model T-50

LOADS 6 STAPLE SIZES

1/4"
5/16"
3/8"
1/2"
9/16"

CELTILE

All-steel construction, lasting chrome finish—built to last a lifetime.
List \$12.95. Other models from \$5.95.




1/4" STAPLE
for tacking window screening, shell papers, closet linings, window shades, draperies, etc.



5/16" STAPLE
for tacking light upholstery, leatherettes, cornices, quilting for closets, wall decorations, etc.



3/8" STAPLE
for fastening light insulation, roofing papers, electrical wires, weatherstripping, wire mesh, etc.




1/2" STAPLE
for tacking underlayments for carpets, porch screening, felt stripping, canvas, fiberglass, etc.



9/16" STAPLE
for tacking metal lathing, cornerite, wire fencing, roof coverings, insulation board, etc.



Ceiltile
staple—especially made for safe, secure installation of ceiling tile.



TRY IT—SEE FOR YOURSELF!
Available at HARDWARE • LUMBER • BUILDING MATERIAL
STATIONERY • VARIETY and Other Retail Outlets
ARROW FASTENER COMPANY, Inc.
Saddle Brook, New Jersey 07663

1. I either return it and
subscriber price of \$3.49
cancel any time — with-
1 is mine to keep free!

BIG RISE OF LITTLE SINKERS

(Continued from page 220)

visibility, however, marine scientists and others with business in the deep are glad to pay substantial sums to use the small subs. The Navy, for one, leases a number of them for work on the development of military undersea techniques—submarine communication, detection and weaponry. Others use them as workboats for undersea construction, surveying, salvage, mineral prospecting and inspection of underwater equipment such as cables.

Daily rent \$300 to \$10,000

What does it cost to hire one? Prices vary, depending on the size, payload and depth capability, but a rough rule of thumb is \$1 or \$2 per foot of depth. The smallest, shallow-diving subs rent for \$300 to \$500 a day, but you could pay as much as \$5000 to \$10,000 a day for the deeper-diving vessels.

Obviously, it's too expensive for joyriders, so the money goes for jobs that are worth doing and worth risking in the harsh, alien, unforgiving deep seas.

Remarkably, not one life nor one small sub has been lost to date. Let's hope no one gets overconfident. ★★★

COMPUTER IN HIS BASEMENT

(Continued from page 209)


in March, 1949, in *Popular Mechanics*, Jim reminisces.

In that same issue, there was an article describing the first electronic computer built by Echert and Mauchley at the University of Pennsylvania. One of the predictions made then was that "Computers in the future might have only 1000 vacuum tubes and perhaps weigh only one and one-half tons."

However, since that time, transistors have replaced tubes and today's integrated circuits are replacing transistors. To illustrate the radical reduction in size which has been made possible by molecular electronics, one need only note that space-age computers now weigh only a few pounds.

"Computers are capable of being programmed to perform important household tasks today, but when we look ahead 20 years, even our wildest expectations will probably seem pale when compared to what ECHO, 1987 version, may be doing for us." One thing is certain, the Sutherland family of Pittsburgh will know from firsthand experience how to get the most from an ECHO "genie." ★★★

EVERLITE® World's THRIFFIEST Light Plants



THE CHAMPION \$144.50

The Champion—1200 watts 115 volts AC for only \$139.95. Unbelievable but true—Brand new production methods now make possible world's finest design in a service free alternator light plant at this unprecedented price. Plant puts out a steady 1200 watts of 115 volt AC power to run power tools, oil burners, pumps, TV, or anything that requires up to 1200 watts. Powered by a rugged 3 HP, 4 cycle, easy start gas engine with 1 year factory warranty. Complete with carry handle and shock mounts. Why fool with short life 2 cycle plants when you can buy this rugged top quality machine at our factory price.
Item # 1205
Wt. 65 lbs. \$144.50

2 1/4 h.p. Clinton—34.95

Model 400, rugged 4 cycle model. Alum. Block, castiron cylinder Rope start—3/8" std. shaft.
Item 1107 34.95
2 For 67.50


3 1/2 h.p. Clinton—39.95

A big engine with big power. Model 404, 4 cycle, rope start, 3/4" std. shaft.
Item 406 39.95
2 For 77.50


Remember these engines are absolutely perfect and standard and under factory warranty. Money back guarantee. Order now while stocks are complete. Factories—we buy new engines.



Briggs & Stratton—Clinton New Gas Engine Sale




Clinton 2 1/4 h.p. Mdl. 500—Re-coil starter Std. 3/8 shaft w. keyway—ready to go. Reg. price \$49.50 Special (Item 1002) \$34.95
2 for \$ 64.50
6 for \$189.50



Briggs & Stratton 3 1/2 h.p. Mdl. 504—Recoil start. Std. 1" shaft w. keyway. Sturdy 4 cycle power. Reg. price \$39.50 Spec. (Item 1004) \$34.50
2 for \$ 67.50
6 for \$199.50

\$69.95
5 1/2 hp. Briggs & Stratton



Same with Electric Starter (Item 1059 A) \$94.50

Remember these engines are absolutely perfect and standard and under factory warranty. Money back guarantee. Order now while stocks are complete. Factories—we buy new engines.

STANDARD DIAL PHONES WITH BELL

Bell System late model dial phones same as used by all telephone companies. Ideal as extension on any system. Easy to connect. Several may be connected on one line. Easily modified for private inter-com system. Cost \$40.00 new—guaranteed excellent condition.
Item 855 NC, Wt. 8 lbs. \$7.45



TRUCK OR BOAT WINCH 2000#

A powerful, compact winch which installs easily even in limited space. Works with any 12, 24 or 32 volt system. Reverses under power—positive brake holds load. Drip proof cover. Remote control if desired. Drum holds 100 ft. of 1/2" cable. Speed 30 ft. per minute. A terrific winch at an economy price.
Item 1263
Wt. 50# \$69.50

All Prices FOB Factory—10 Day Money-Back Guarantee

MASTERS MECHANIC MFG. CO. Dept. A-48 Box A, Burlington, Wis. Box 65, Sarasota, Fla.

SEE PAGE 4

ACS COMPUTER SURVEY RESULTS

Although not many ACS members sent in the computer survey forms, those who did are, not surprisingly, the furthest along with their machines. Two have finished.

Memory

Most of those who answered the survey are using core memory, with sizes ranging from 4K to 20K words; the majority are equally divided between 4K and 8K.

One member uses a delay line for memory, containing 512 words. Another uses a delay line (2K bytes), drum (8K bytes) and core memory (4K bytes); 4-bit bytes.

For his small machine, one member uses flip-flops for memory. Another uses punched paper tape, having convinced himself that "tape would eliminate the memory limit."

Input

Teletype is the most common input device. One member, however, uses a Flexowriter. Another uses punched cards, keyboard, magnetic tape, paper tape, and keyboard switches.

Output

Again, Teletype is the most common output device. Others include a Kleinschmidt printer, paper tape punch, IBM Selectric typewriter, lamps, and Nixie tubes. One member uses magnetic tape, paper tape, Selectric typewriter, printer and lamps. And the member with the Flexowriter also uses it for output.

Clock

Clock speeds include 100K, 160K, 250K, 500K, and 1Mc, with one given as 10-100K. The average is 500K.

Serial or Parallel

The situation is about equally divided into thirds: one-third serial; one-third parallel; one-third combinations such as serial character, parallel bit.

Transistor Types

A wide range here, of course. One uses only 2N404. Another, 2N2923, 2N3721, 2N2711 (npn) planar. A third, 2N2923, 2N2925, 2N3906. A fourth, MPS3640, MPS3646, and 2N3641 in core drivers.

Integrated-Circuit Types

(1) uses Fairchild RTL (67¢ FF, 36¢ dual 2-input gate, 36¢ buffer). (2) Fairchild RTpL and CTpL. (3) Motorola RTL (700P series). (4) Motorola and Fairchild RTL.

Card Types

None of those replying use surplus IBM or Univac cards, although one uses surplus Westinghouse RTL NOR gates. Another is considering Wyle modules. A third designs and etches his own PC cards. A fourth makes his cards from Vector boards. A fifth uses Ransom, SEI and Auto-netics cards. A sixth uses Teletype etched boards, with his own circuits.

Number of Instructions

Generally speaking, beginning com-

puter amateurs hope to use a large number of instructions, from 50 to 100. Those who have gotten fairly well into the construction use no more than between 11 and 34. The one exception is a member who has spent \$1,000 and two years on his machine, and has (or has projected) 67 instructions. The average number, counting all those reported, is 44. Leaving out those over 50, the average is 22.

Data-Word and Instruction Lengths

The data-word lengths specified range from 4 to 32 bits, with the average around 12 bits.

The instruction lengths also range from 4 to 32 bits, with an average of about 12 bits also.

Add Speed

The range of add speeds is from 8 μ sec to 10 msec, with in-betweens of (1) 24 μ sec, (2) 216 μ sec, (3) 100-500 μ sec, depending on the length of the binary number, (4) 8 μ sec for one memory reference, but circuitry will operate in 1 μ sec, (5) 30 μ sec add speed, 4 msec memory cycle time with a magnetostrictive delay line, (6) 20 μ sec with one number in accumulator, 25 μ sec with both numbers in memory, (7) 32 μ sec per pair of decimal digits, (8) 1 to 10 msec.

Number of Registers

The range of number of registers is from 2 to 11, with 3 the most popular. One member has 2 memory, 2 data, 1 op code and 5 address registers.

Special Features

Here are some of the special features reported. Not all of these features have yet been translated into hardware; some are only in the planning stage, or partially

breadboarded.

(1) Over 100 Sylvania bulbs in strip sockets will monitor the major registers, etc. CRT displays planned. When completed it will be far more versatile than DEC's PDP8 line.

(2) Data-word length 16-32 bits (32-64 for floating). Planning modular op-code decoders (i.e., basic repertoire plus floating arithmetic, hardware stack operations, etc.). Basic structure is bus-oriented.

(3) Has D/A converted output to drive motor position. Machine has two 8-bit registers, one 15-bit accumulator.

(4) Variable-length instructions, variable-length indirect address fields.

(5) Contents of memory address zero and A register are swapped every cycle (inhibited on some instructions). Therefore one register serves as accumulator and program counter. Memory address 1 serves as index register.

(6) Double precision arithmetic; fixed and floating-point numbers; link on all arithmetic registers; full comparator; AND, OR, Exclusive OR registers for logical computations; data bus allows bi-directional transfer between any two registers.

(7) Will use IBM 1620 software, modified to use USASCII code and to get around unimplemented instructions.

Cost

As to "Cost so far," the range is from 0 to \$1500, with an average (among those reporting a cost) of \$650.

For "Estimated cost when complete,"

the range is from \$300 to "over \$10,000." with an average of \$2,100. Without that "over \$10,000" estimate, the average is \$1,100.

Wiring

The large majority, over 80 percent, use fixed wiring.

How Long Working On It?

The range of time spent so far ranges from "one month on the present model" to 4 years, with an average of 2 years.

Size

Here are some present sizes: 3-foot relay rack; 6' x 7' x 18"; 35" x 25" x 20"; 1 work bench; 1 board complete; 30" x 36" x 40"; three 19" five-foot racks; 38" x 60" x 12" & TTY. The "Estimated size when complete" is usually just the same.

Education

Most of those responding have at least one technical degree, including BSEE, MEE, BA in Math, PhD EE; "BA and BS and working on MS," and several students.

Because the great majority of those sending in the survey have technical degrees, and because those who sent it in are among those who have advanced the most with their computers, it seems that lack of a technical education is holding back many ACS members from pushing ahead with their machines, or perhaps from just getting started. Unlike amateur radio, there just isn't enough circuit-level information available on how to build computers.

Other Information

(1) Presently supervising 5 Explorer scouts who are doing much of the

construction work, such as building PC cards. I became an Explorer advisor at my company's post to get more hands on the project and to force me to get on the ball and make some progress.... I am going to debug the power supply transients and add a line filter. RTL has low noise immunity and my first wired-up register is dropping and gaining extra bits.

(2) Wish disks and line printers were cheaper! Fortunately, I can build my own software -- assembler, compiler (FORTRAN and/or ALGOL) and operating system.

(3) Teletype controller and memory operational. Can presently transfer data from TTY to register to memory and back. Delay-line memory stability problems solved -- successfully retrieved data after eight hours. Using 8 1/2" x 17" Vectorboard with AA pattern, strengthened by chrome-plated angle. Dual Inlines mounted by alternately bending pin pairs inward and outward. Wiring directly soldered to ICs, using #22 wire with high-temperature-resistant insulation.

(4) This has been an evolutionary process without a fixed idea of exactly what the final product would be. Now I have outrun myself in some ways. For example, I know how to get back and forth from memory to TTY. Also, how to add binary numbers. I don't know how to turn TTY characters into binary numbers in any simple manner. I would appreciate any clues you might have on the subject. (ANY MEMBERS ABLE TO HELP HIM ON THIS?)

Interested in Computers Since...

Those who put down a date gave: 1951, 1955, 1957, 1965. Those who put down an age gave: 13, 14, 15, 18, 20, 21. Those who gave the number of years gave 3, 3, 9 and 17 years.

COMPLETED COMPUTERS

Only two ACS members have reported being anywhere near completing their computers:

ECHO-4

Jim Sutherland's ECHO-4 computer, reported briefly in ACS Newsletter 6, is 7 feet long, 1½ feet deep and 6 feet high. It took Jim a year to build it and will take 10 years to program. He says the CPU is complete, but the input/output system is still growing.

ECHO-4 uses 2N404 transistors and RTL NOR logic elements. The NOR gates were used in process control systems built by Westinghouse about 8 to 10 years ago and were declared scrap. They are mounted on etched circuit boards with 35-pin Elco connectors. A total of 120 boards were used in the entire system (input/output control, arithmetic units) but only 16 types of boards were used, so spare boards do not take up much room.

The memory unit, an Ampex 4096-RQ-30A, came from an obsolete process control computer. Memory cycle is 6 usec, but since the NORs require from 1 to 3 usec to switch, the add time suffers (add speed is 216 µsec).

Between instruction accesses, the memory is available as a refreshing buffer for a CRT display, which is planned but not built yet.

Jim says a story about ECHO-4 is tentatively scheduled for the April 1968 issue of Popular Mechanics. He says it doesn't go into much construction detail, "but the pictures should be interesting."

ECHO-4 has 4 flip-flop registers, and three (P, A and X) in core memory. There are 8,192 words in core memory, each 15 bits long.

Clock speed is 160 Kc. There are 18 instructions, 4 bits long.

Special features: one's complement adder with end-around carry. Overflow and carry designators are stored in upper two bits of Program counter (location 0 of core memory). Interrupt automatically stores P and takes next instruction from specified SAVE routine entry. Using 15-pps sync derived from real-time clock. One index register, and also indirect addressing, can be specified by setting flags in the instruction word.

Input: alphanumeric keyboard, six control keyboards, 8-channel paper tape reader, 15 interrupts, 75 contact closures.

Output: Kleinschmidt printer, 60 contact closures, 8-channel paper tape punch, 4 digital clocks.

Interconnections are wire-wrapped.

By the way, ECHO stands for Electronic Computing Home Operator.

EL-65

Hans Ellenberger, who lives in Switzerland, worked a year on his computer and finished it in 1965. A small desk-top machine, looking a little like a Wang calculator with a separate keyboard, EL-65 has a keyboard input and Nixie-tube readout. Size is 40 by 40 by 20 centimeters.

A serial-type computer, EL-65 has 3 registers, 30 words in flip-flop memory, and 15 instructions. The transistors are AC122 (AF pnp germanium) "because of price."

Addition and subtraction times are 1/50 second. The longest multiplication and division times require 1.3 seconds. In addition to these four basic functions, EL-65 can also perform negative multiplica-

tion, and accumulate products.

The cost of materials alone was 1500 Swiss francs, which is about \$345. Hans tried to market his computer, calling it "der erste Schweizer Pult-Elektronenrechner," meaning the first Swiss desk-top electronic calculator. But the sales price of 6000 SF (\$1380) seems to have put it beyond the means of most Swiss and also it may have been too much of a novelty on the market. As Hans notes, "It seems almost impossible for an amateur to build a computer that can compete with commercial machines. (The amateur who can do that would be, before long, employed by a computer company.)"

Hans is working on a new model, with 16 registers, using Philips LTC cores, and ICs by Fairchild (RTL epoxy), TI and Philips.

MAGAZINE ARTICLES

Low-Cost Counters

The February Popular Electronics contains a construction article (pp 27-32) on a decimal counter with readout, which the magazine believes to be a price breakthrough, as the decade costs only \$12, complete with counter, drivers and ten lamps. Parts are available from a Texas company at \$12 a decade, including a PC board. A power-supply schematic is given. The maximum rate is 10 Mc, although the unit has been used up to 18 Mc.

Later issues will feature items based on the counter: an "Electronic Stop Watch," which is an EPUT (events per unit time) counter; a digital voltmeter; digital multimeter; and a frequency counter.

The ICs used are all Motorola: two MC790P dual JK flip-flops, and one

each of the MC724P (quad, two-input) and MC715P (dual, three-input) NAND/NOR gates. And seven transistors.

An interesting coincidence is the appearance by the same author of an Electronics article (Jan. 22, pp 74-76), "For low cost, count on RTL," which compares the \$12 decade with a \$10 digital display that uses a millimeter with a special scale, calibrated from 0 to 9, and a biquinary 1-2-2-4 code.

The authors says in his last paragraph that the in-line counter is superior in readability, but the meter design is cheaper and smaller.

Basic Digital IC Circuits

Over a dozen simple digital circuits are given in "30 Basic IC Projects," in Radio-Electronics (Jan. 1968, pp 50-53). This second part of a two-part article uses the Fairchild μ L914 as the basis for inverters, pulse-enabling and disabling gates, NOR/NAND and OR/AND gates, square-wave generators, one-shot, Schmitt trigger, flip-flop, and others. All that's needed is a 914 and a few resistors and capacitors, plus diodes for the generator.

The article on the following pages (pp 54, 55, 62) describes how to "Build a Low-Cost IC Signal Generator," with the same μ L914, to provide square waves from 5 cps to 50 Kc.

The first part of the IC article appeared in the December 1967 issue (pp 43-45), and covered the basic description of the μ L914, giving circuits for linear applications such as emitter followers and amplifiers.

Wireless World Digital Computer

The four-part article on building a small computer, described in the

The Amateur Computer Society is open to all who are interested in building and operating a digital computer that can at least perform automatic multiplication and division, or is of a comparable complexity.

For membership in the ACS, and a subscription of at least eight issues of the Newsletter, send \$3 (or a check) to:

Stephen B. Gray
Amateur Computer Society
260 Noroton Avenue
Darien, Conn. 06820

The Newsletter will appear about every eight weeks.

previous Newsletter, has a fifth part now, completing the series. The December Wireless World (pp 601-605) covers the operation of the machine, with coding examples.

Using Miniature Relays?

An interesting comparison of major characteristics of miniature relays appeared in a new-product item in the January 8 Electronics (pp 171-172). Comparisons are made between crystal-case relays, mercury-wetted and dry reed relays, and solid-state switching devices. Each of the four types is said to provide certain advantages. "If speed is needed more than isolation, solid-state switches should be used. When cost is the prime factor and high isolation is also required, the reed relay is the best choice." The new product is a line of dry reed relays, made by Hi-G Inc. (Windsor Locks, Conn.) which sell for about \$2, compared with about \$8 for solid-state switches.

Would you believe a relay in a TO-5 transistor can? They're described in the January EEE (pp 20 & 24). Not cheap, though; over \$20.

Copyright 1968 by Stephen B. Gray

BREADBOARDING INTEGRATED CIRCUITS

Wade White says he breadboards in-line ICs with a board that holds 15 of the 14-pin packs, from J.R. Anderson Enterprises, Inc. 3691 Lee Road, Cleveland, Ohio 44120. The board, type MC-1, costs \$4.85 for 1-9, \$4.50 for 10-24, and \$4.25 for 25-49.

No holes are drilled in the board. The components are soldered to the top, for easy removal or change. Size is 3/32" x 8-5/8" x 5-49/64".

For permanent mounting of 12 of the 14- or 16-pin ICs, Wade uses an M-96003-PG board from Dyna Sales Co., 962 1/2 S. Atlantic Blvd., Los Angeles, Calif. 90022. Phone (213) 268-1175, ask for Milt Hollingsworth.


For TO-5 and flat-pack ICs, use board M-96002-PG. The boards have holes drilled for mounting components, and pins to fit a 22-contact connector (Amphenol series 143). The connector costs about \$1.55 new, but can be bought surplus for much less.

Price for either board is \$6.95, with a discount of 5% for 5-14, 10% for 15 or more.


Wade also notes that the Vero IC board kit listed in Newsletter 7 at \$40, is available from Dyna Sales for \$29.95, as item MC-10.

NEXT ISSUE

If any of you who have gotten into the construction of your machines fairly well would like to write up your experiences for the Newsletter, several pages are available for the gory details. Tell us all about your problems, solutions, discoveries, failures, components, and your future plans.




ECHO IV SYSTEM DIAGRAM



HOURS MINUTES SECONDS
 421 8421

DIGITAL CLOCK DISPLAY

ECHO IV INSTRUCTION FORMAT



ASSIGNED CORE MEMORY LOCATIONS

00000 = P = Program Counter
 00001 = Zero constant loc
 00002 = B = Index Register
 00003 = A = Accumulator
 00004 = Interrupted program return
 00005 = First instruction of Interrupt Executive

Bit 14 of Program Counter is Endaround Carry (E) designator
 The E designator is set if carry out of adder bit 14 occurs during ADD. The E designator is cleared otherwise near end of ADD instruction execution.

The overflow designator (OV) is set if:

1. Bit 00 of accumulator equalled 1 before right shift
2. Sign of sum is different from sign of like-signed terms

Address modification occurs in the following order:

Indirect address is fetched BEFORE content of Index Register is added

COMMAND DEFINITIONS

Code	Mnemonic	Definition
01	JMP	Jump to Y + 1
02	JOV	Jump to Y + 1 if OV = 1
03	COM	Complement contents of Y
04	DCS	Decrement contents of Y and skip next instruction if contents of Y = minus one after decrement
05	SIP	Store incremented P in Y
06	ENB	Enter B with contents of Y
07	ENA	Enter A with contents of Y
10	OUT	Output from A to channel address
11	INP	Input to A from channel address
12	JAN	Jump to Y + 1 if bit 14 of A = 1
13	JAZ	Jump to Y + 1 if A = positive zero
14	STA	Store A in Y
15	ADD	Add contents of Y to A
16	EOR	Exclusive OR contents of Y with A
17	AND	And contents of Y with A
00000	HLT	Halt
40000	LSH	Left shift A, Bit 14 replaces bit 00
00400	RSH	Right shift A, Bit 00 enters OV designator

INPUT CHANNEL ASSIGNMENTS

Channel number is defined by bits 00 through 05 of effective address

Channel No.	Function
00	Interrupt word, 15 bits including SYNC
10	House trunk on low order 6 bits, Kitchen keyboard on high order 8 bits
20	Real-time clock, minutes and seconds in BCD
30	Contact-closure inputs
40	Magnetic tape storage unit (future)
50	Paper tape reader
60	unassigned
70	unassigned

OUTPUT CHANNEL ASSIGNMENTS

00	Programmer's printer/punch on low order 6 bits
10	House trunk DATA character on low order 6 bits
20	unassigned
30	Contact-closures,,31 to 35 designate 5 words, 15 bits/word
40	House trunk ADDR selector on low order 6 bits
50	Magnetic tape storage unit
60	Kitchen console printer on low order 8 bits
70	unassigned

ECHO-IV Logbook Summary

Date	Problem	Solution
Aug 1966	Machine stopped occasionally due to power line transient spikes from fluorescent lamp in bathroom.	Installed power line filter on ECHO-IV
Mar 1967	Burned out two print coils on printer print solenoids	Rewound the coils
Apr 1967	"Programs fairly well goofed up, Jay (2 yrs old) had been playing with keyboard".	Talk with Jay
Apr 1967	Need variable speed clock to check operational margins.	Adjustable clock speed feature added
Aug 1967	Temperature variations in basement causing amnesia in core memory.	Keep doors to garage closed
Oct 1967	Machine turned itself on and did not shut down.	Run machine for three minutes each hour to reach stability
Nov 1967	Rapped all card handles and found two intermittent cards	Replaced with spares
Dec 1967	Found loose wire termination on memory power supply contactor.	Recrimped wire and tightened termination screw
Jan 1968	Found that the interrupt executive routine was getting interrupted.	Corrected logic
Oct 1968	Cold temperatures affecting machine	Added heaters to memory cabinet, left logic power on continuously, added blower to power supply cabinet
Nov 1968	Memory power supply contactors failing after two years of operation of once per hour.	Added thyristor power control
Dec 1968	Intermittent fuse holder in the memory drive chassis	Replaced fuse holder
Jan 1969	Jay left garage door open, memory messed up.	Ducted warm air from cabinet 4 to cabinets 2 and 3



ECHE... ..

I

Made in U. S. A.

A Boorum & Pease Product

No. 12597½

4/14/66 INHIBIT = 29V DRIVE = 35.5V

Instructions verified: ENA, ENB, STA, DCS, JMP, EΦR, LSH, RSH, HLT
JAZ,

Yet to be verified: AND, ~~ADD~~, JAN, ~~OAT~~, INP, ~~ESE~~, ~~CAM~~, ~~JCV~~
~~SIF~~

4/15/66 Machine runs from cold start
INHIBIT = 29V (setting 349)
DRIVE = 37V (setting 608)

4/16/66 E & Φ fixed and verified

4/17/66 ON AT 1230hrs 1310 Stop loc 10700 dropped Bit 10

4/24/66 Loc 5172 dropped bit 14

5/29 INH = 3.5 setting DRIVE = 6.5 setting

5/31 Bit 8 not being read back to ZR in ENA LOCKED
CHANGED XGF in Loc 1H and trouble disappeared.
Other possible causes: IG, IE, IF, 4C
Failed again, IG Replaced, still failed, 4C replaced, trouble
disappeared when restarted after 15 minute cool off
Changed power control panel so that the P relay NO contact
is usually closed to enable the Memory START circuit when
switched Neutral is applied. This way, only 1 cco
is needed to make the system seal in and run.

6/1 INTERRUPT f-f gnded at 5H13 with jumper wire

6/7 Bit 4 seems to come on if another bit on track is a one

6/2 HLT stored in loc 15, 16, 17 of core test

6/4 Found open 1K resistor on XDA card in slot 6C output #13
temporarily replaced with 1K ww ohmrite

XGB in Loc 4C which was replaced on 5/31 was
put back into system, RUNS OK

with 77776 test pattern, system is sensitive to -5% m +4V
in core memory

6/9 delay added to closing the UAS, UTR, UZR, STARTS OK

6/10 +4V margin switch in -5% position causes Bit 0 of
Location 7667 be dropped.

6/12 within 5 minutes after START, 00000 pattern, Core test picked up a one in Bit 4 (20g) and stopped at HLT in 21.

INCREASED INHIBIT SETTING TO 5.0 Line Volt = 115

6/13 Core test changed so that 00000 and 77777 are the two test patterns
core cleaned and JMP 0 loaded into loc 1

6/14 Picked up bit 4 and Test stopped after about 5 Minutes

Changed all load gates to Z register, and bit 4 still picks up in the locked ENA mode.

Changed the XGF in loc 1G and trouble went away.
It could also cause trouble. Replaced the original card into 1G and restarted the test.

BIT 9 coming on intermittently ^{IN ZR} when running in locked ENA

6/29/66 LOADED NEW COMBINED CORE TEST
ADD FILTERS TO INPUT DATA LINES

7/2/66 GDH at 4M had open NOR (- all the time) at Term 29
This prevented loading of IR

7/7/66 Bit 14 either dropped or added

7/9/66 ADD, JOV, OUT, INP CHECKED OUT OK COM inst previously checked OK
Power Supply moved up 3 3/4 inches and reconnected, All OK

8/12/66 checked trunk to workbench timing of load pulses and data on the output data lines.

1. Bit 5 of Xreg is cleared during INP and therefore the output driver pulls the line negative. This prevents the inputting of a zero into bit 5. Solution: set bit 5 of Xreg to "1" during early portion of E sequence during INP
2. Noticed that machine is sensitive to inductive spike when bench lamp turned OFF. Causes machine to stop.
3. Input data gates on input channel 1 (TRUNK) for bits 6-14 should be driven with -12 Vbits to insure that input character will be right. Justified and bits 6-14 cleared.

8/13/66

Added 47K to unused inputs on Chan 1
Added CLEAR XRs at time S2 during INP instruct
Wired RC noise suppressor across workbench power switch
R=5 Ω C=1 μ f

(-) 37 Volt power supply in memory still sags to -30volts when first turned on after having been off for more than 24 hours. Trouble not due to excessive current (\approx 12 Amps) must be a leaky electrolytic capacitor which must reform each time power is restored after long period of inactivity.

Looks like it would be a good trade to replace ESC with SIP (Store Incremented PC). This would simplify the return jump function.

9/10/66

Changed logic to make SIP inst.
Corrected OV logic
Bit 5 intermitently going on and off during locked ENA (Memory voltage up to normal)

Trouble with Bit 5 due to defective RA-L card in memory DIGIT PLANE PACK slot A09 (Z). This card was swapped with B09 to move defective bit to bit 0 of high address (above 9777g)

Memory test located at 110-165g runs OK if SIZE in location 132 and 165 is set to 7577g

9/13/66

CORE TEST - BIT 4 of loc 3172g was dropped IIII +4V margin switch on Mem P.S. was raised to +5% and trouble disappeared.

9/15/66

CORE TEST with +4V margin set 5% LOW

RA-L CARD IN	LOC FAILED	BIT FAILED	Detection Section
489 IN B09	7660	0 dropped	Z
489 IN B09	6677	0 dropped	Z
489 B08	17272	2 dropped	Z
489 B08	17272	2 dropped	Z
132 B08	7475	0 dropped	Z
" "	12172	2 dropped	Z
36A "	17777g (Solid failure)	2 dropped	Z

B09 replaced by 132, B08 put in B08

with +4V Margin switch set AT NORM, CORE TEST RUNS OK 3

- 9/16/66 Loc 7575 bit 14 dropped (BOGH suspect)
- 9/19/66 corrected wiring in OV set circuit, Bootstep runs OK Now
Core test loaded to run test between 00200g and 17377g
- 9/22/66 INDIRECT JMP CAN'T BE EXECUTED PROPERLY
IN UPPER BAY OF CORE. P is set to 00000
DIRECT JMP IS OK IN UPPER BAY
BOTH TYPES OF JUMPS OK IN LOWER BAY
- Trouble was fixed by separating the LZR and LTR
during I sequence into 2 times. TRIZ was being
cleared during LTR which changed LDA and LDB signals
during transfer.
- 10/15/66 Worked on Printer. Bit 4 comes on when executing Locked ENA
- 11/9/66 Bit 10 dropped in Prog. counter occasionally
also Bit 8 dropped at same time Bit 7 picked up.
- 11/16/66 Bit 10 dropped occasionally RA-L CARD located in
slot BOG (no serial No.) was replaced by Serial No 510
Machine starts automatically OK.
- 11/21/66 JAN ~~Always~~ ~~doesn't~~ Jump on NEG XRI4 was missing from IR17 pin
OK NOW
- 12/29/66 BIT 10 dropped steadily when in locked ENA
MDR DOOR OPENED AND TROUBLE WENT AWAY
CARD # A12 contacts cleaned with eraser and replaced.
- 1/1/67 Bit 8 seemed to drop Bit 7 seemed to be picked up.
Bit 11 drops when cold
- 1/2/67 Trouble with Bit 11 traced to XGG in slot ^{1F} ~~17~~ (output ^{#19} ~~#7~~)
Replaced with spare XGG. RUNS OK NOW
- 1/7/67 STOPPED WITH 17200 IN P, 17402 IN LOC 1
Bit 7 could be dropped from JMP 17377
17177

WORST CASE CORE TEST

$$WP = A_7 A_6 \bar{A}_0 + A_7 \bar{A}_1 A_0 + \bar{A}_7 \bar{A}_1 \bar{A}_0 + \bar{A}_7 A_1 0$$

14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

MASK = 00203


WRITE →	ENA	SIZE	17401	7431
	STA	B	2	14002
RET →	JMP	PATCH	3	1440
	AND	MASK	4	17432
	STA	ADDR	5	14441
	EDR	TEST1	6	16433
	JAZ	ONES	7	13425
	ENA	ADDR	10	7441
	EDR	TEST2	1	16434
	JAZ	ONES	2	13425
	ENA	ADDR	3	7441
	EDR	TEST3	4	16435
	JAZ	ONES	5	13425
	ENA	ADDR	6	7441
	EDR	TEST4	7	16436
	JAZ	ONES	20	13425
	ENA	ZERO	1	7440
	STA	5, B	2	74445
END →	DCS	B	3	4002
	JMP	RET	4	1402
	HLT		5	0
ONES →	ENA	ONES	6	7437
	STA	10, B	7	74445
	JMP	END	30	1422

	SIZE	17367	1	
	MASK	203	2	
	TEST1	202	3	
	TEST2	201	4	
	TEST3	0	5	
	TEST4	3	6	
	ONES	77777	7	
	ZEROS	0	40	
	ADDR	()	1	
PATCH	ENA	B	2	7002
	ADD	CON 10	3	15445
	JMP	403	4	1403
		10	5	

RELOCATION OF CORE PROGRAM

INPUT PARAMETERS, SIZE OF BLOCK
 FIRST PRESENT LOC = FPL
 FIRST NEW LOC = FNL

BEG 17764	ENB	SIZE	6772
5	ENALB	FPL	6773
6	STALB	FNL	7474
7	DCS	B	4002
17770	JMP	BEG	1764
1	JMP	KB INPUT PROG	41775
17772	SIZE		
17773	FPL		
17774	FNL		
5	KB INPUT		17377
17776	00531		
7	77377		



INITIALLY, $V_D = 34.0$ $V_I = 29$

1/17/67 RA-L CARD IN MEM DPA slot 9 was replaced and bit 4 no longer picked up.

1/18/67 Stopped with bit 11 dropped and P = 13400 instead of 17400

Bit 11 dropped in P P = 13400 instead of 17400

1/20/67 Plated fingers of IDA And top half of RA-L cards in digit plane Pak (DP) of memory were cleaned with eraser in attempt to clear up the dropping of bits 7 & 9 during JMPi from 17546

1/21/67 Swapped bits 7 & 8 for 5 & 6 in high bank of four RA-L cards

Replaced XGB in Loc 4C (Unloaded gate in AD)

STOPPED AS BEFORE

Prog relocated so that the initial loop is at 7000 instead of 17000

1/22/67

Autostart at 1:00 OK

2:00 False start P left equal to 7301

7377

7277 bit 6 dropped

Stopped with P = 7200

377 became 177

bit 7 dropped

3:00 OK

4:00 stopped

P = 7370

bit 15 dropped

Also bit 211 dropped in upper half

load Z gate in slot 2F changed out

Loc 7547 = stop for 59 Misses restart
17547 = stop

1/23/67 loaded Turn off prog at 17600
stops at 1563 (almost as soon as startup)

1/27/67 Relay K3 in Memory Seq rebuilt so that
NC contacts are OK to allow START
Set for Turn on at 30 minutes
" " Turnoff at 31 minutes

2/12/67 stopped at 153_g

2/12/67 stopped at 1563_g loc1 = 17403

2/17/67 Stopped at 1563_g Loc1 = 17601

stopped at 1563 loc1 = 17401

2/21/67 Stopped 10412 A = 00020 (Bit 4)

HLT 23 loc1 = 10541

2/26/67 stopped 13400 loc1 = 467
A = 0

stops at 411 ov=1

bit 9 on in A

When turned on a MC Bit 1 of trunk
follows bit 7 of T reg. (FIXED ON 3/16)

when reset a, P = 37752 or 37772
instead of 17552

NOT - that when loc 10000 contains 7777
then the P cont picks up ones, it
seems that the register selection is
not indicated on startup and if 10000 ≠ 0
then Reg B is adding noise to data bus

2/27/67 stopped
1) P = 1445 with E#0=1 A = 12524

2) stopped P = 10411 A = 1000 (bit 9)

3) stopped 413 A = 777

2/23 Stopped P=10411 A=10130
 3/8 Stopped P=10411 A=1000 (BIT9)
 3/9 Stopped P=10421 A=00077 OV=1 (FIXED 3/10)
 3/10 " P=403 A=200 (BIT7)
 " 00421 A=00077 OV=1 (FIXED 3/10)
 " 17354 A=77777 OV=1

DRIVE SET TO 35V

3/12 STOPPED P=7312? A=77776 OV=1
 " 403 A=200 (BIT 7)
 403 A=200 BIT 7

411
 DCS 3 decrementing - P instead of Loc 3

3/16 lamp TR bit 1 - T REG Bit 7 cross talk traced to maintenance
 panel wiring was punched through and tying 100K resistor mixer.
 Probably not the cause of random troubles.

STOP OV=1 P=411 A=20 (BIT 4) 11 (Fixed 3/17)

OV=1 P=421 A=77
 Bit 6 was not being complemented, XGF card
 in loc 2G was replaced. Prog runs OK now

STOPPED OV=1 P=10411 A=20 (BIT 4) (Fixed 3/17)

MACH. WILL STILL NOT START CORRECTLY IF LOC 10000 = 77777

3/17 STOP OV=1 P=10411 A=20 BIT (4) (Fixed 3/17)

Bit 4 was bad on Right shift Gate from Address → truck
 card replaced (XGB in slot 4E)

ENA WAS NOT BEING LOADED PROPERLY
 ENA 474 brings 400g into Accum
 instead of pattern which is stored at 474

ENA E SEQ TR seems to be getting cleared in 0501 STEP AND THEREFORE 474 is lost

loc 6G (ZEB) driver was rewired so that signals \bar{E} , S3 S1 S3 S5 are solid and not marginal.

3/18

STOP P=10411 A=10150 OV=1 COMPARE WITH 12525
SINC disabled due to test run

E11A SEEMS TO BE ENTERING A WITH C(P) INSTEAD OF WITH OPERAND.

STOP	P= 7324	OV=1	A=0
"	1411	1	10150
"	1421	1	10147
"	1426	1	7353

3/21

1. DRIVE VOLTAGE INCREASED TO 36V
2. MEM TRIG DISABLED WITH GND JMPR TO PREVENT EXTRA MEMORY CYCLES

TYPICAL DRIVE CIRCUITS MODIFIED TO GIVE INDIVIDUAL dropping resistors on the 5 coils

3/22

The CLR TR driver control (4K) XGD was replaced. to prevent the TR from being cleared before the instruction is executed.

SYMPTOM OF JUMPING TO 1563 when indirect address of 7563 was given

14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This could happen if TR is being cleared during F Seq. ∴ 4K module probably OK. so 4K put back.

MODULE 7J Replaced, but same symptom as above

Modules in 5T, 5S removed, and contacts were spread. long nose pliers reset the contacts.

Rest of CAGE 5 was reset, prog still stopped
CAGES 4, 6, & 7 were reset

3/23

STOPPED AT P=426 OV=1 about 5 sec after start.

STOP P=403 A=200

SCOPE HOOKED TO CLR TR (5P12) MACH TURNED OFF

FOUND PSN SOLDERED CONN. ON 5T28
WAS POOR JOINT.

3/23

STOP A=00004 - P=1411 OV=1
(SAME ERROR AS THE ONE IN BOOTSTRAP)
where 1⊕1 comes out 1 instead of 0

STOP A=10150 P=1411 OV=1

STOP A=10150 P=1411 OV=1

Bit 2 in high bank is being dropped
Bit is OK in low bank if Memory is at fault

3/24 STOP A=10147 P=1421
 A=0 P=13461 OV=1
 STOP +15sec A=77776 P=10426 OV=1
 STOP 5sec A=10147 P=10421 OV=1
 3sec A=57353 P=426 OV=1
 A=10147 P=10421 OV=1

3/27

SPARE RA-L card was placed in BITS 13 & 14 of HIGH BANK
BITS 2 & 3 in high bank were replaced by previous 13-14
Original Bit 2 & 3 RA-L card (tape marked 38) held in spares

XGO Card in slot 1E replaced this card unloads high bank MEM
BUFFER ONTO TRUNK LINE

CARDS IN CAGES 2 & 3 were individually inspected and
contacts were reset.

3/29/0390

STOP P=4
STOP again (when restarted) P=17405 Loc 17405 = 00004
Should be 02406
Loc 17405 reloaded to 02406 and test restarted OK

STOP A 10147 P=421 OV=1

14	101010101010101	
15	010101010101010	
16	111111111111111	67627
17	000000000000000	10150
20	111111111111110	10147
21		

	001010101010101	CKI
	001010101010101	PATZ
	000010100111101	02475
ACTUAL	001000001101000	
	. X X X X	

LOOKS LIKE BIT 1 IN HIGH BAY IS BEING LOST OCCASIONALLY
 SO THAT PATZ (LOC 472) IS NOT BEING USED. INSTEAD
 LOC 470 IS USED BY EDR AT LOC 7,

74	14	101010101010101	CKI	} NOT CONCLUSIVE
75	15	001000001111111		
	16	100010110101010	PATZ	
	17	001000001111111		
		110111100000000		
		110111011111111	67377	

3/31/1300	STOP	P = 10421	A = 10147	
4/1/0230	STOP	P = 27324	A = 0	OV = 1
4/1/1200	STOP	P = 27361	A = 15646	OV = 1
1300	STOP	P = 27324	A = 0	OV = 1
		P = 403	A = 200	

Machine stopped in DCS instruction as before. The
 BAD NOR on 5728 was replaced. This is same problem
 as before on 3/23

4/2/7	STOP	P = 4	Loc 1 = 17557	OV = 1	I = 14225
		When restarted, machine stops with P = 17605	A = 14436		
4/2/1600	STOP	P = 14436	A = 00004	OV = 1	
	STOP	P = 30440			
		When restarted, machine stops with P = 17605			

All HLT inst in 0400 and 10400 test were
 converted to DCS P inst.

AND should have
 left all zeros
 BIT 2 AND circuit is
 intermittent

STOP P = 17357

3 4/3/1700 STOP A=7777h P=27352 OV=1 loc1=10424
Restarts with phase left out (no sync instr)

4/4/2000 STOP A=0 P=16405

Loc 5 has been changed, therefore octal dump program at 16400 was extended and stopped at 16405 because Rsync had been disabled.

Since loc before 16400 contain zeros, program was jumped into with dump instruction

4/4/2000 STOP A=60000 P=27367 OV= loc1=10403

STOP with P=17605 when put into 1st step, and STARTED at 17577, executes INP instr at 17600 and then goes to P sequence. At end of P sequence, the X register contains 17604 instead of 17600, trouble is either in unload gate of odder or load gate to XR associated with bit 2

4/6/67 UNLOAD GATE ON AD Resealed in socket (loc 4C)

4/7/27/100 STOP P=17605 when running in phase step through program, bit 2 of X reg was initially on during S1 - All other steps off) then it went off as it should.

Both input tank gates on XR were replaced since it wasn't possible to tell which one is at fault. loc 2C & 2D

3 STOP P=00531

STOP P=17605 A=20664

4/7/67 Bit 2 of XR was seen on during P seq of 17600 → 17601
Trouble must be in XR bit 2 flip-flop.

GHH card in slot 2K replaced to try correcting XR problem above

4/9/67 STOP P=17400 A=30470 loc1=0 OV=D
ZR=17377

IR = 2 (JOB, i) Mode = AUTO, γ = check INSTR
P SEQ SET

4/3/67/1500

STOP in E SEQ, clock not running, but still in AUTO
All phases off suspect GHH card in 7K

Card in slot 7K replaced by suspect card removed from loc where input 23 was intermitterly bzd. Input 23 is not used in the 7K circuit.

1550 Elements with outputs #10 & 17 were replaced and original GHH card inserted into 7K

STOP 4/10/1000 P = 20415 A = 52525 I = 00000

STOP P = 4 A = 00000 I = 00000

4/13/67

Computer programs were fairly well cooked up. JAY had been playing with keyboard.

4/14/2100 STOP P = 27357 A = 10147 OV = 1

STOP P = A = 436 OV = 1

SEQ = A, yet clock is off

IR = 13

ZR = 20440

MACHINE STARTS WHEN START BUTTON PUSHED

STOP SEQ = P yet clock is off IR = 3

STOP A = 0 P = 4

STOP A = 400 P = 37367

4/16/2100 STOP SEQ = AUTO - E YET CLOCK NOT RUNNING
restarted with START switch

4/17/1900 STOP SEQ = AUTO - E CLOCK OFF

XR = 10534

ZR = 10003 OV = 1

Loc 10570 = 30535

restarted with START SWITCH

TRAP INSTALLED ON THE 3 STOP GATES WHICH SET STOP GATE "ON"

4/19/0900 Wed stop P = 423 A = 12134 L570 = 423

4/20/0000 Thurs stop P = 423 A = 12134 L570 = 423

4/20/0003 Thurs stop P = 423 A = 5056 L570 = 423

(RESTARTED WITH PROBE OUT)

4/20/0700 STOP P=0 A=01001 (JMP to 2
102 = 00413 (RSH A)
457 = 20456
10457 = 30456

4/20/1800 STOP P=16405 A=0 570 = 20556
10570 30556
Looks like bit 9 dropped
from address

4/22/1500 After sync was enabled,
STOP = 10422 (DCSTP) A = 2134

10570 = 10423
570 = 20556
I = 10413

4/22/1600 STOP 10422

A = 2134
10570 = 10423
570 = 20556
I = 10413

4/22/1700 STOP 10422

A = 12134
I = 413
10570 = 30556
570 = 423

4/22/1900 STOP 422

A = 12134

10570 30556
570 423
I = 413

SYNC DISABLED

4/24/0400 MON SY

STOP P = 30512 A = 76001 I

Restarted OK

10570 = 30513
570 = 20556
I = 10377

4/24/0900 MON

STOP P = 4004 A = 0

10570 = 30557
570 = 20436 ←
I = 10377

IF SUSPECTED TROUBLE OF 3/29 OCCURRED ON 4/22

001010101010101	OK
001000100001111	10417
000010001011010	result = 2132

75551, 0Φ1
 ΦΦ1'Φ0Φ1'Φ0'Φ01'0Φ1 10411, 10413, 10451, 10453
 SINCE Trouble occurs in both high & low bays of core, then TR bit 1 seems to be dropping from operand if unload gate from TR bit 1 is intermittently allowing the trunk to be a (-) level during transfer, then a "0" will be set into ZR during step 6 & 7 of F

4/27/67 STOP P = 24001 A = 400 I = 10377
 570 = 412
 10570 = 30556

WITH SYNC STOP P = 00422 A = 12134

4/27/67/2142 (THURS) 00036 CAP ADDED TO CLOCK TO SLOW MACHINE DOWN TO ABOUT HALF NORMAL SPEED
 570 = 423
 10570 = 30556
 I = 413

STOP P = 00004 A = 52524

SYNC ENABLED



4/29/700 SAT New 3-speed clock board added to loc 7R
 high 65 μsec/sec
 NORM 80
 Low = 160

5/2/1100 TUES STOP P = 20440 A = 441
 C(PH) = DCS 3 570 = 20441
 10570 = 30556
 I = 10457
 SINCE AUTO was set
 CLOCK RUNNING

SYMPTOM: DCS 3 was interpreted DCS 0

3
5/3/0100 Wed STOP DCS P

P = 40423 A = 1410

570 = 20423
10570 = 30556
I = 10433

CLOCK SET TO LOW SPEED AND RESTARTED AT 17552

STOP 5/5/67 FRI STOP P = 33 A = 32

SYNC enabled
and restarted

17777 = 75475 instead of 77377

5/5/67 STOP P = 442 A = 67340

SYNC disabled
and restarted

570 = 30441
10570 = 20556
I = 553

STOP SER = A check = 0 #15 temp is off

STOP P = 512 A = 77277

570 = 20513
10570 = 30556
I = 552

DDT 1

SIP
ENA: PAT
SIP
STA TEMP1
SIP
LSH A
SIP
STA TEMP2
SIP
RSH A
SIP
STA TEMP3
SIP
EOR PAT2
SIP
STA TEMP4
SIP
JAZ: ————— → should take Jmp.
SIP
STA TEMP5
SIP
DCS P
SIP
HLT

Temp 1
Temp 2
Temp 3
Temp 4
Temp 5
PAT
PAT2
PROG STORE

Modified to complement

STOP P = 632 A = 57152

SYNC ENABLED

T1 = 52525
T2 = 25253
T3 = 12525
T4 = 0
T5 = 77777
T6 = 57152
640 = 20627

STOP P = 10632 A = 16620 10650 52525
 SD I = 10611 1 25253
 2 4304
 3 16621
 4 61156
 5 16621

SE P = 10632 A = 7777 10650 52525
 I = 10611 1 65253
 2 65252
 3 77777
 4 0
 5 77777

COM A (03003) was changed & located at 10621
30623

Bit 14 is being dropped in upper bay of core
 picked randomly

slow
 clock

Bit 14 flicking on & off in ZR when in locked ENA
 when top bay is used. This points to either
 the load ZR or the unclocked left half MD

RA-L changed in Memory

Bit 7 being dropped during transfer from TR → ZR
 in Jump instruction. (F sequence)

NOR #4 on 7K was replaced to correct problem of 5/5/67

SLN 5/6/67
 STOP

P = 10632 A = 37776

10640 = 30627
 10650 52525
 { 1 25253
 2 12525
 3 0
 4 77777
 5 0
 1 10610

5/6/67/1235 SUN
Restarted with

(SDN)

STOP 1300

P = 613

A = 25252

I = 10610

640

650

1

2

3

4

5

607

OK

CHANGED PROG LOC

600 20627

610 52525

611 25253

612 25253

613 0

614 77777

615 0

5/8/67 Mon

UNLOAD GATE FROM AD repaired (BIT 5 replaced)

Restarted

(SEN)

STOPPED AT 0100 with P = 1605 (JMP SELF)

Looked like it must have dropped bit 9 in the JMP address. Quite likely a JMP, 2, 1 in loc 5. DID NOT JMP OUT OF 0600 or 10600 P1065

Restarted

(SDN)

STOPPED P = 16400 (16400 = 0) Both 640 and 10640 (trap P-store loc) contain proper add. Therefore the last JMP from 10600 prog (JMP, 2, 1) must be dropping bit 9 in address

Restarted

(SDS)

5/10/67

Unload signal driver delays were modified on scheme 3 so that less delay is provided at beginning of gating pen's Run out of wire. UAD (straight) installed however.

(SDF)

5/11/67

STOP P = 10632

53 = 00000
10654 = 67157 (10620)
10655 = 77773

with SYNC ENABLED,
clock FAST

STOPS ALMOST IMMEDIATELY P = 10632 A = 16621

Stops Almost Immed P = 632 A = 12621

I = 611

652 = 304

653 = 12621

654 = 65156

655 = 12621

on fast clock, either bit 2 or bit one is being picked up
in operand address of STA

SDN

STOP 5/12/0600 Bit 12 was dropped from effective
address on indirect JAZ at 677. instruction changed
so that address is now stored in page zero
instead of current page. If bit 12 continues
to be dropped, then the program in upper bay
10677 should be activated

STOP 5/12/1000. Bit 9 was dropped from effective
address on LIMP at 677 to (17547+1)
it went to 16550 and stopped.

STOP 5/13/0800 A = 12525 P = 634
A0 = 10613

Dropped bit 12, picked up bit 2

Block wiring changed so THAT MACHINE RUNS ON ALL
MARGINS

CLOCK RANGES FAST 65
NORM 86
SLOW 160

5/13/1235

SEN

5/13/1400 PUNCH TESTS OK (about 60 char/sec)

46	ENA CHAR	07060
47	AND 777	17064
50	JAZ 41	13040
1	ADD ONE	15061
2	STA CHAR	14060
3	OUT 20	10020
4	ENA DEL	07062
5	ADD DEL	15062
→ 6	JOV BEG	02046
7	JMP -2	01054
60	CHAR	—
1	ONE	1
2	DEL	1000
3	577	577

5/14/1200 HANGUP PAT 2⁷⁷ at 636 had ~~dropped~~ bit 4 and pulled up Bit 5

Restarted

5/14/1500 Stop with P = 702 (HLT) either JMP i at 701 ignored or wrong address jumped to.

IGNORES i JAZ AT 677, it seems to merely go to next instruction.

Stopped SEQ = P CLOCK = 0 IR = 0 i = 1
XR = 52525

Restarted with START lights 13 & 14 were out on TP 1

5/15/67 MONDAY INSTALLED PUN/RDR ON PRG DESK (LUBRICATED)

SEN

CHANGED STOP F-F WIRING To try to fix HANGUP PROB.

5/16/0200 STOP P = 634 750 = 0 PAT & PAT2
I = 10611 1 = 0 OK
2 = 0

LOOKS like wrong eff Addr used for ENAⁱ at 601 3 = 12525
and ZERO WAS BROUGHT INTO A. 4 = 65252
5 = 12525

5/15/2030 TUES CHANGED GHH AT 35

MACH DUMPS OK ON FAST CLOCK

SEF

5/17/0300 Wed

STOP P = 14 A = 60776 40 = 20627

1 = 00662	750 = 52525
	1 = 25253
	2 = 12525
	3 = 0
	4 = 7777
	5 = 0

XGF CARDS ASSOCIATED WITH LOADING OF XR and ZR and Completion of AD were changed out with new sets

SLOTS ZC, 2D, 2E, 2F, 2G * * * *found defective later

(CARD IN 2F had NOTE, "OUTPUT 27 BAD") This would have affected bit 12 in ZR

SEF

Restarted

When running with fast clock, the KB loader changes Location 17573 to 67 from 37 17577 to 37 from 0000

5/17/0300

STOPPED P = 16550

40 = 00674

A = 66262

Bit 9 was dropped from eff. address due to JMP at 677 to 1759. TR gates in 15, 1K replaced

SEF

RESTARTED

P = 16550
 Stop 40 = 663
 A = 4023
 I = 667

changed bit 9 (see 5/19/67)
 XGF card in slot 1F replaced
 (unloaded gate for DA)

SEN 10:00 5/18/67

Stop P = 634 A =

750 = 0
 1 = 25253
 2 = 12525
 3 = 0
 4 = 77773
 5 = 00004

Complement gate seems to drop bit 2
 since the inverter on XGF card
 in slot 2G was changed recently.
 It was replaced by repaired XGF

5/19/67 Stop P = 13530 A = 40005 40 = 635

lamp bit 7 in ZR seems
 to be slightly turned on.
 (Low voltage on
 Z₇ when running
 in AUTO LOCK)

750	52525	
1	25257	→ LSH
2	12525	→ RSH
3	37776	
4	77777	
5	40005	

XGF in 2E replaced, lamp seem OK

SEN

STOP P = 3 I = 0 40 = 677

I = 17550

B = 0

JMPI 697 wire to same
 location with 200

750	} OK
1	
2	
3	
4	
5	

All NON Prog loc in 400-777 block set with trap loc

Loc 400 → 1577

Cont 1100 → 277

Conts Loc 704	→	747	≠	756	→	1000
1704		1747		1756	→	2000

BIT 8 pickup

STOP 5/19/67 P=10635 A=1400 4=10635

Address	dropped bit 9 when entering XR from A	ENA ok	10750	=	52525	
		LSH	1		14253	dropped bit 9
		RSH ok	2		12025	msg bit 8
		EOR	3		400	bit 8
Address	as if Bit 9 dropped when entering XR from A during SIP	Com ok	4		76377	msg bit 8 & 7
		COM	5		400	bit 8

card (XGF) in 2D replaced

STOP 5/20/67/0900 P=3 A=0 40=10677 MISSED TRAP

5/20/67 Bit 2 being dropped during trans from DA → ZR card (XGG in 1F replaced)

5/20/67 SAT NOON Stopped (SEN) Bit 9 dropped as before in XR GHH in 2T replaced

5/21/67/2100 SUN NIGHT (SEF)

5/22/0600 mon P=10635 A=71574 40=106370

Load Z gates in 2E, 2F replaced

18XIE	X3G	10750 =	63325	ok
		1	466538	
		2	63325	Should have been 2
		3	716	ok
		4	75356	no
		5	71574	no

Look like internal clock may have tripped up on FAST margin

Stop 5/23/67 TUES
10:00

STOP P=4001 A=67156 40=10634
XR=77777
SER P&F both on 10750-550K

(SEN)

5/25/0000 Thurs. STOP AUTO SER ON, F seq, All clock lights off

* HF not SET (makes 7D, 7C or 6S suspicious)
CLOCK NOT RUNNING, STOP MAY HAVE BEEN SET, SINCE STARTED OK
When running, signals are not marginal.

SINCE F was set and clock stopped, and F gets set on
during 55-50 both off (normal stop state) The HF should
not have been expected to be on. Trouble is entirely the
circuit or STOP logic.

GHH in Loc 7K (STOP P-F) replaced by spare.
element on output 17 looks like bad soldered joint.

5/25/1800 Thurs. STOP SAME AS MORNING

(SEN)

GHH in Loc 7K PUT BACK
XGF in Loc 6N replaced.

5/26/1800

(SER)

= 41
PUN ON 2 ENL CW2 07060
OR OFF 3 OUT 10032
BIT 0 = ON/OFF 4 JMP 41044
577

BASIC PUNCH TEST

= 70 IOUT 20 ACC = 77777
71 JMP SELF
= 5 JMP 67

SWN 5/28/1200 STOP

P = 10633

A = ~~71600~~ 40 = 10634

SIMILAR TO
FAILURE ON 5/22
SEF WAS RUNNING

10750 = 63325

1 = 46653

2 = 63325

3 = 71600

4 = 6177

5 = 71600

1 = 46

TUES 5/30/AM DAY

XCA counter substituted for original spare GMIT
element counter in clock circuit.

Clock now runs with margin set for 3 μ sec
per phase.

(SEN)

Program runs OK at fast margin (5 μ sec)
but keyboard input program will not input the
correct data.

THURS 6/8/67

2300

STOP P = 405

A = PAT

1 = 476

(52525)

WITH NEW CONFIDENCE
PROG

111 = 00000

112 = PATZ (12525)

113 = 25252

shd be

52525

25252

Temp loc (111, 112, 113) are set like they would
be at the end of test 11 or test 12

400 (ENA PAT) was executed
Instruction at Loc 401 (STA 111) was not executed
402 (RSH) was not executed
403 (STA 112) was not executed
404 may have been

→ looks like bit 2 was picked up in T Reg.

Restarted

(SEN)

400 became 404

Thurs Afternoon

P = 4002

A = 1

I = 547

She cc

111 = 77777
112 = 77777
113 = 00000

on High Margin

P = 20437

A = 2

111 = 77776
112 = 77775
113 = 2

Failed to com
A
may have skipped 2
instead of 1 instr

P = 20430

A = 25252

111 = 1
112 = 52524
113 = 25253

skips 2 instead
of one instr

Test	Temp 1	Temp 2	Temp 3	A
1	PAT	25252	LSH PAT2	25252
2	LSH PAT	0	LSH PAT2	0
3	LSH PAT	0	LSH PAT2	77776
4	PAT	77777	0	77776
5	1	77777	0	0
6	77777	77777	0	77777
7	0	0	0	0
8	77777	1	0	0
9	PAT2	PAT2	LSH PAT2	0
10	77777	PAT2	LSH PAT2	0
11	0	PAT2	LSH PAT2	0
12	0	PAT2	LSH PAT2	0

FAST clock

P = 440

Temp	
1	1
2	0
3	77777
A	77777

DCS NOT coming UP WITH
NEG ZERO when adding
77776 to 1

STOP FRI JUNE 9 0100

P = 440 A = 1 I = 474

111 = 25252

112 = 777.77

113 = 1

OV = 1

			A
Loc 431	is executed	(Com A)	1
432	is not	STA TEMP1	
433	is not	DCS A	
434	is not	STA TEMP2	
435	is not	Com A	
436	is executed	STA TEMP3	1

Similar to stop on 6/8, four locations are skipped over. Bit 2 coming on in the TR causing trouble.

Since trouble did not affect the data going through A, we can assume that address is OK

So far, it looks like BIT 2 coming ON and not affecting other addresses where BIT 2 already on.

Trouble has to be in P seg since it has already cleared by F seg when instruction is brought in.

TR trench unload gates replaced which is used in step 4.5.

→ XGF in LOC 1K replaced

Stop Fri June 9 0200

P = 20510 A = 20510

111 = 77777
112 = 12525 PATZ
113 = 25252

SOLID HANG UP original card in loc 1K repaired
and replaced back into 1K

STOP P = 440 A = 1

111 = 25252
112 = 77777
113 = 5

trouble now points to unload gate on AD
since STA Temp 3 at loc 436 picked up bit 2
2nd stop is just like earlier stop this morning.

→ 4C repaired (output #22)

STOP P = 476 A = 4 OV = 1

111 = 12525 PATZ
112 = PATZ
113 = 25252

→ NOR output #11 on 3L replaced

If this doesn't fix bit 2 problem, the next
thing to do is to replace cards 3D, 2K, 2C, 2D
2E, 2F

STOP P = 414 A = 65252

111 = 65256
112 = 65252
113 = 25252

→ card in slot 3D was repaired only NOR no7
replaced which affects bit 2 was output #7

Still can't see fast clock margin.

STOP P=454 A=1

111 = 77777
112 = 77777
113 = 0

elements yet to be replaced,

make suspect this	{	2D7	2K24
		2E7	2K27
		2E7	2K13
		2F7	3D7

STOP 0500 hrs. same trouble as before.

→ card 2C (XGF gate to KR) replaced

SEN

element with output #7 on 2C had open connection between output and PSN (should be 2K)

7/3/67

P=3

loc 1 = 1
loc 3 = 0

loc 100 = 400

111 = 77777
112 = 1
113 = 0
114 = 0

SEN

loc 502 was cleared to zero

* 7/7/67

STOP

P=1

A=0

loc 1 = 1

Turnoff (764) = 40025 (OK)
Turnon (761) = 531 (OK)

100 = 1400

111 = 0
112 = 12525
113 = 25252

PAT2
LSH PAT2

HAPPENED AT 1:00 AM

SDN

* 7/8/67

SAME STOP AT 0100 HRS AS LAST NIGHT

* PROG BUG DUE TO ENDING CARRY

SEN

7/8

when clock set to fast margin, the confidence prog will only run INST step and not AUTO. It seems that the SER SELECTOR does not settle between P and F in time for TO events to be correctly executed.

Temp 1 = 1
2 = 52524
3 = 25253

SKIP WAS BEING SET TO 1 and then later 2 to make a skip of 3. Wiring corrected.

MACHINE RUNS CONFIDENCE PROG AT FAST MARGINS NOW

SEF

SDF

7/14

EARLY MORN

P = 455

A = 77331

111 = 0

112 = 77331

113 = 0

100 = (3) 3776

3 o'clock

1 = 1000

2 = 77331

4 = 1000

IN TEST PROGRAM 7,

Loc

446 ENB A

447 COM B

450 ENA B

451 STA TEMP1 (111)

452 AND ZEPS

453 STA TEMP2 (112)

454 JAZ

Jump should be taken

Looks like B was loaded with 446 instead of C(A)

∴ when B was complemented, it would equal 77331 - then ENA B would make A = 77331

7/16 SUN 500 PM
STOP HLT

P = 2
A = 63177

S = 41001

(SDN)

111 = 0
112 = 12525
113 = 25252

200 = 40376

10:00 PM

HLT
XR = 70137

P = 2
A = 70137
111 = 0
112 = 12525
113 = 25252

100 = 60276

Program loc in clock inc
program bad

RESTARTED

(SDN)

8/2 WED 600 AM

A = 1075?
P = 1075

HLT except TR ≠ 3

111 = 0
112 = 12525
113 = 25252

XR = 1075

ZR = 0

TR = 0

SEQ = E

MODE = SEQ STEP

INST = HLT

Looks more like a SEQ hangup
than HLT.

When restarted, stop 415

111 = 25253

112 = 1

A = 1

PAT2 had
changed to 0

Loc (770) PAT2 restored to 12525

SEN

Restarted OK RUNS OK ON FAST & SLOW clock

5 MIN LATER WHEN MANUAL STARTED

RESTARTED OK

STOP A = 0
P = 1145
111 = 0
112 = 12525
113 = 25252

X }
Z } = 0
T }

WED 8/2
0600

A = 0
P = 1144
111 = 0
112 = 12525
113 = 25252
FLAG 777 = 5010

XR = 0
ZR = 0
TR = 0
SEQ = E
MODE = SEQ STEP
INST = HLT
CLOCK =

BIT 14 was dropped

0215 TUE 8/14

A = 0
P = 00004
111 = 77777
112 = 77777
113 = 77777
777 = 0
1 = 4
4 = 4
5 = Jmp 1
100 = 3

XR =
ZR =
TR =
SEQ =
MODE =
INST =
CLOCK =

LAST clock output was at 12:00

Relay R on Power Control Panel
may have to be replaced or blown
will have run all the time in cab 4

Mach was warm since it
had been running for 1 hr 15 minutes
and AUTO mode was being
forced by MEM OK signal.
After mach was cooled down,
it was restarted.

0600 THUR 8/16 DCS P loop

A = 0
P = 506
1 = 60462
4 = 60462
5 = 41077
100 = 05376
111 = 0
112 = 12525
113 = 25252
777 = 1200
777 was NOT read

RESTARTED AT 377
OK, NO LOCATIONS
CLOBBERED

EVEN THOUGH A = 0
JAZZ NOT TAKEN

1. Did not pull A from Core
2. Did not recognize all zeros
3. Took wrong Jmp address.

JAZZ test to detect missing of
indirect bit

10 PM FRI 8/17 Debugged program which
loads character into buffer.

MON AUG 21 0700 Turned on, sealed in, but Failed to incant Hours

DCS P

0 =	415	XR =
1 =	60462	ZR =
2 =	1	TR =
3 =	12524	SER =
4 =	60462	MODE =
5 =	41077	INST =
100 =	6376	CLOCK =
111 =	0	OV = 0
112 =	12524	
113 =	25252	
77 =	1200	
777 =	6376	
10000 =	0	

767 = 52525

770 = 12524 - should be 5 (MUST HAVE BEEN DECREMENTED)

Prog 406 7777 should have been 7767

Bit 4 was dropped from address portion of instruction after loc 406 & 770 were corrected, Restarted OK

WED AUG 23 5 PM DCS P

0 =	453	with of set
1 =	60470	
2 =	77331	
3 =	1	
4 =	60470	
5 =	41077	
100 =	45376	
111 =	77777	
112 =		
113 =		
77 =	1200	
777 =	45376	
10000 =	0	

Restarted OK at 377

DRIVE SETTINGS INCREASED FROM 710 to 910

Mon Aug 28

5:00 AM 1967


Loc = 21777
EA 0 = 0

P = 60%
 1 = 600
 2 = 12
 4 = 600
 5 = 41077
 100 = 4376
 111 = 0
 112 = 12525
 113 = 25252
 77 = 1200
 777 = 1376
 1000 = 0

MACHINE VERY COLD
SINCE WINDOW WAS OPEN

Loc 0-2000 stored at
11000-13000 for safekeeping.

047511
2525-511



AUGUST WAS COOL IN PITTSBURGH, records show, as the temperature reached the normal highs on only seven days and exceeded these marks just four times. Hottest day of the month was Aug. 2, when the temperature nudged up to 86 degrees. Lowest daytime temperature was yesterday, when the mercury reached 66 degrees. For the most part temperatures averaged in the high 70s and dipped into the low 50s at the bottom points. Rainfall for the month was below normal, amounting to 2.67 inches as compared with the normal 8.31 inches.

SEP 4 KLENSCHMIDT LUBRICATED AND ADJUSTED
LTRS STILL DO NOT LINE UP EXACTLY WITH FIGS.

SEP 11/12 12 midntr Window was left open at computer
stopped, restarted OK

SEP 15 0600 hrs STOP P = 2023
A = 25252
100 = 5376
5 = 41077
111 = 25253
112 = 0
113 = 25252
FLAG 777 = 5376

As little as 3 MEG res to gnd at PWC TB3/4
will start machine. or keep it running. CCD bit 7
is open and so is TRUNK I/O DISABLE, "5"
is displayed on clocks.

Possibly bad relay on bit 7 of word 31 which
doesn't let machine stop on long error.

PATCH ADDED AT LOC 554 - 555 TO SAVE
CUR TIME AT 110₈

SEP 18 0200 STOP P = 20546 ^{MIN SEC} 59:02
110 = 66202 time turned off ()
526 = 40025 time turned ON
09:15
100 = 02376 yet machine is off
5 = 41077
Restarted at 1061 OK

SEP 18 1000 stayed on in DES loop

P = 2101
A = 77777
S = 41077

100 = 20376

110 = 64424 52:14
526 = 50200 21:00

Restarted at 1061 OK

111 = 12525
112 = 12525
113 = 25252

diode removed from turn on circuit on ^{5/11/61} 33
To attempt to prevent false turn on

SEPT 28 THURS 1700hrs HLT 2d machine was running

A = 0000

$\phi = 0$ E = 0

→ P = 125
S = 41001

110 = 40010 current time 8 SEC AFTER hour
526 = 66325 time on 59:55 OK

111 = 12525
112 = 12525
113 = 25252

B = 16
4 = 62075

100 = 45376

Restarted OK at 1061 2d locs = 41077

at 2158:50 COMP CAME ON, TURNED OFF AT 21:59:00

did not come on at 22:58:50 or 22:59:50

P = 2053

100 = 51376

110 = 66200 59:00
526 = 40025 00:15

→ didn't stop when turned off at 21:00:15

OCT 8, Made modifications in Power Control Panel to hold Master Clear on until power is shut down to prevent machine from restarting during turn-off. shut prematurely

OCT 9 Stopped SEQ=0 A=0 HLT=0

P = 262
 S = 41001
 I = 22022
 4 = 22022

110 = 40010 00:10 stopped 8 sec after
 526 = ~~6~~6324 59:54 time on OK

100 = 44376

111 = 25253

112 = 0


113 = 25252

SAME AS 9/28

10000 = 0

looks like a 1261 was executed (JMP 261)

OCT 9 Reader adjusted so still reads extra holes when reading channels 6, 5, 3 when 7 holes are being transmitted.



OCT 10 Media read 4'0'clock at 5:00 clock

P = 2014
5 = 41077
1 = 20544
4 = 20544

110 = 66200 59:00 stopped at 59:00
100 = 44376
526 = 40025 00:15 started at 00:15

did not stop properly at +15 sec

OCT 10 Reader input problem solved by adding 15 capacitors to the common input data lines to neutralize the line-line capacitance. RUNS COPY TAPE OK NOW.

OCT 11 RELAY ADDED IN CPU CABINET WHICH GUARDS THE MEMORY START PULSER (PIN 1D32) WHEN POWER IS TURNED OFF BY CCO

Reader input card bits 8-14 were disabled by wiring (-)12V to them so that only the lower 8 bits of the reader word come in "1's"

OCT 13 Stopped right after changing from 12 to 1

A = 6016 P = 22015
526 = 66324 59:54
110 = 40000 00:00
111 = 31267
112 = 6016
113 = 25252

OCT 14 HLT Decade NOR (MIC) WAS REPLACED ON XKA BOARD IN SLOT 6L because the connections looked like dirty soldered joints.

OCT 16 HLT

P = 114 with OV = 1
S = 41077
I = 543 with OV = 1

526 = 66324 59:54
110 = 40023 00:13

111 = 0
112 = 12525
113 = 24252

should be 5, bit 9 dropped

restarted OK

Core loc 0-3000 cleared and restored
to eliminate half set cores

OCT 17 HLT

P = 114

110 = 40023 00:13 off
526 = 66324 59:54 ON

100 = 11376 (9 o'clock)

Restarted OK

Loc 776 was cleared and this prevented
proper increment of clock

(776) is only used as operand in one
location (711) EPR 16 776

it is true that if 16 became 14, then
loc 776 would be cleared by STA

This imply BIT 10 dropped

IF ENA 113 (7) become SIP 113 (5)

OCT 20 RAN THROUGH HLT AGAIN

SOLIDLY IGNORED HLT, SO trouble was definitely traced to GHI card in Slot 7D which was not coming on during Step 3 to turn mode f-f to SEQ STEP.

NDR REPLACED, AND CARD PUT BACK INTO ECHO

OCT 24 MACHINES FAILED TO COME ON AT 0600 to increment clock light
EVERYTHING IN MEMORY OK in the clock program -
loc 100 = 5531 which looked like the time had
be set correctly at 0500. lights on alarm clock
(in this case "59") are needed to know whether
ccs were set correctly.

Machine was cold, so this may have affected the
setting of the ccs at 0500.

Restarted OK at 1061

Loc 10000 = 20564, this was cleared to zero
through keyboard.

After 5 startups and shutdowns, the loc 10000
still = 0

OCT 27 FRI AT 0700, MACH DID NOT TURN ON.

P = 20563 (where it should have been)

100 = 46531 (6:59)

Restarted OK and 100 incremented to 7:59

→ INTERMITTENT ELEMENT IN I/O CABINET SEEMS TO
BE DROPPING/ADDING BIT TO OUTPUT WORD TO COMPARATOR.

OCT 27
Midnite

CAME ON, STOPPED

P = 5074

73 107 = 5074
74 111 = 52525
75 112 = 52524
113 = 25273

PAT =
PAT2 =

A = 25273

$$C(74) = C(73) - 1$$

Prog entered before STA 73

<p>ILLEGAL ENTRY OCCURRED AFTER THIS</p> <p>↓</p>	<p>5055 5056 5057 5060 5061 5062 5063 5064 5065 5066 5067 5070 5071 5072</p>	<p>DCS A DCS P SIP 71₁₆ (107₈) COM A SIP 107₈ STA 111 was 52525 SIP 107₈ DCS A 52524 SIP 107₈ STA 112 ← SIP COM A SIP STA 113 ← → shown was 25253 25273</p>	<p>7776... after DCS</p> <p>↑ PICKED UP bit 4 (added 20₈)</p>
---	--	--	--

✓ 5037 brought PAT into A (52525)
 ✓ 5040 SIP 107₈
 5041 EOR 115 NZERO this was never executed since 52525 was stored at Temp 1

∴ Bit 4 was picked up in the prog counter And caused 5061 to be executed.

when ECHO turns off, 531_2 is output. Since
Bit 4 is on, this does not explain the hangup of OCT 24, 27
Also, $CCO\ chan = 30$, bit 4 not at fault in address

STA 111, 112, 113 were executed correctly so bit 4
addition did not affect address of
where data is stored.

DATA was affected since bit 4 was
added during STORE INSTRUCTIONS

SAT OCT 28

JUMPED OUT OF PROG

107 = 25010 P = 4001 A = 65252

S = 41077 111 = 52525
112 = 65252
113 = 0

WES OCT 31

At 0600, clock showed 3

COMPARE RELAYS WERE SET PROPERLY TO 59

Machine started OK at 0720 and incremented 3 → 4

Machine then hung up at 563 when manually
started. restarted with START Button.

Clock reset to proper time.

SHUTDOWN prog entry changed so that TIMECK
Bids for SHUTDOWN instead of jumping directly to it.

Nov 10 0700 HLT A = 7777 E80 = 0

P = 1367 S = 41077

(00:14) 100 = 6376
 110 = 40024 526 = 66322
 111 = 00000 (59:52)
 112 = 25252
 113 = 00000 107 = 5217

1366 ≠ 1064 ∴ NOT BID FOR

Restarted OK

Picked Up
 1 3 6 7
 00101110111

-this address must be in end loop

Possible addresses generated by one bit change

}	1366	NO
	1365	NO
	1363	NO
	1377	NO
	1347	NO
	1327	NO
	1267	NO
	1167	NO
	1767	NO
	367	NO
	3367	NO
5367	NO	

NOV 10 0900 CAME ON AT 59:59, didn't increment time clock

HANG UP (DCS) $E \neq \Phi = 1$

P = 5164

110 = 59:55

111 = 77777

107 = 5164 OK

112 = 21

A = 20

BIT 4 seems to be picked up in P and A

NOV 11

Found that GHH Card in Slot 2M was intermittently solid failure on Bit 4 of 2 registers. I knew it couldn't be in the memory since the bit was coming up in both HI and LO Bags of core, NOR elements with outputs on 13 and 27 were replaced on the GHH and it was replaced into slot 2M. The spare GHH card worked fine until 9 with out error, when placed in slot 2M

NOV 14

CCO output turn on time = 59:59

P = 1013

100 = 43531 (59:59)

107 = 25217

110 = 0

110 = 66331 (59:59)

112 = 25252

113 = 0

526 = 66322 (59:52)

SINCE MACHINE
HAD

NOV 21 ① SEEMED LIKE INTERRUPT WAS JUMPING TO 25₉ INSTEAD OF 5

GHH CARD IN SLOT 5S WAS REPLACED

② XGB SPARE REPAIRED AND TESTED OK IN SLOT 2C

NOV 22 2 GHH boards were repaired and tested, placed in spare storage
2 XGF boards were put in slots 2D & 2E to check out before placing in spare storage.

9 o'clock stopped at loc 26

GHH at 55 replaced with spare to see if CLR TR element was bad.

NOV 24 MACH OK

GHH which was removed from slot 55, was put in slot 35 (BIT 13 Addr) to see if will fail intermittently. Bit 13 should not affect addressing, but will show up in diagnostic

Original card in 35 placed in desk standby

MACH STOPPED AT 200 with BIT 13 on A

Original 35 card put back in 35, and defective GHH will be repaired.

NOV 25 HLT Stop

(After inc the clock to 9 o'clock)
OK

Z = 60002

E = 1 O = 0

X = 20

P = 60022

S = 41077

107 = 65164

110 = 40070

526 = 59:52

Restarted
OK

111 = 77777
112 = 1
113 = 0

NOV 26 DCS stop 5143

Run for 2 seconds before stop.

111 = 77577

112 = 77400

113 = 77401

→ ORIGINAL ^{XGF} CARD IN SLOT 2E REINSERTED.
SPARE XGF WHICH HAD BEEN PLACED IN SLOT 2E ON 11/22/67,
WAS REMOVED AND MARKED

→ ORIGINAL XGF CARD IN SLOT 2D REINSERTED

SPARE XGF WHICH HAD BEEN PLACED IN SLOT 2E ON 11/22/67
WAS REMOVED AND MARKED.

Restarted OK

NOV 27 DCS stop 5143

7:00 clock PM

P = 65143

S = 41077

110 = 59:54

107 = 65143

111 = 77777

112 = 00000

113 = 7523

P = 7523

4 = 1 = 25032

TEST CARD SLOTS

	QUANT	TEST SLOT	
XGA	1		
XGB	6		
XGC	14		
XGD	10		
XGE	4		
XGF	19		
XGG	2		
XKA	2		
XDA	4		
ZDD	1		
ZEB	4		
ZTA	1		
GAH	20		
GDH	19	3J	Bit 12 #13 of odder
GHH	30	3S	Bit 13 of XFE
DAH	4		

found bad XGF at slot 1H (Bit 4)

Wheel Hammer with Case G, marker stripped # 35143

(fast clock)

5 = 41077
3 = 40614

111 = 25253
112 = 0
113 = 0


By Rapping card handles with screwdriver handle, two intermittent cards were smoked out

2EB in slot 6G
XGB in slot 1L

Clock 50, 51, 52, 53, 55
(unload TR) (BIT 11 bad)

→ MACHINE LEFT ON FAST CLOCK MARCH TEST PLUG

NOV 27
(MONDAY)



SUB NORMAL TEMPERATURES generally prevailed during the month just ended with a four-day span (Nov. 9-12) providing substantially higher-than-usual temperatures for a November here. The mercury reached 66 on Nov. 11—the day of the Veterans Day parade—but within five days sank to the month's low of 14 degrees. Precipitation was normal for the month until yesterday's snow added three-quarters of an inch for a total of 2.96 inches, as compared to the normal 2.24.

TUES DEC 5, 1967

HLT XR = 50376 P = 70377
ZR = 60377

Ruth turned machine off yesterday without
stopping first and half set a memory location.
Corrected 3 locations in clock shutdown prog.
loc 500-777 are checked OK

WED DEC 6, 1967

P = 5214 A = 0

107 = 5214
110 = 1448 minutes
111 = 0
112 = 25252
113 = 0

526 = 00:38 seconds after hour.

MON Dec 11, 1967 7:00 PM

HLT ZR = 60000 E&O = 1
XR = 71460 S = 41077
P = 60201 I = 64207

201 = 0 526 = 59:53
HRS were properly incremented
107 = 25133
110 = 00:10 sec
111 = 77777
112 = 00000
113 = 00000

8:00 DCS Stop. P = 5013

A = 67653

526 = 59:52 107 = 5013

110 = 40002 00:02

111 = 57526

112 = 67653 → RIGHT SHIFT

113 = 0

Slowed to NORMAL

CLOCK.

Original XGB removed from IL was repaired and replaced.

FRI DEC 15 5 o'clock PM HLT

XR = 10400

E & O = 0

ZR = 20000

→ P seg was on

HLT was off

P = 5016

S = 41077

→ bit 5 was dropped
in the instruction counter

107 = 5055 00:00

110 = 40000

111 = 65252

112 = 37777

113 = 40000

526 = 66322 59:52

SER stop was set

7:00 clock HLT

P = 20205

I = 267

XR = 72653

107 = 5143

110 = 40000 00:00

111 = 72651

112 = 72652

113 = 72653

526 = 66322 59:52

DEC 15 9:30 Loc 10000 was NOT=0 and P was getting messed up in startup.
RATTLED CARDS, still ms OK

HLT 10:00 Bit 0 was dropped in the address of operation in loc 5064

DEC 16 Repaired wiring to connect on K105 relay in memory. It had come loose and was so hot it burned steering & insulation off

DEC 21 1. Reloaded exec prog.
2. Relocated CONFIDENCE Prog into upper core bay
3. RUNS OK

DEC 22 DCS P

A = 62323
P = 35465

5 = 41077
110 = 44506

526 = 66322 59:52

111 = 62321
112 = 62322
113 = 62323

→ Looks like bit 7 dropped in low bay 1

DEC 22 DCS P

A = 62323
P = 35465

5 = 41077
110 = 00:06

526 = 59:52

111 = SAME AS BEFORE
112
113

Slow Clock

DEC 23 12 minutes HLT

P = 20002
A = 55532

S = 41001
I = 4 = 35453

NO SIP
~~107 = 25531~~
110 = 40000 00:00
526 = 59:52

Clock changed at Midweek OK.
Necessary to Powerstrip before restart

3:00

P = 261
A =

S = 41001
I = 4 = 552

NO SIP
~~107 = 25531~~
110 = 00:40
526 = 59:52
111 = 77765
112 = 25240
113 = 0

clock changed at 0300 hrs OK
Restarted OK.

DEC 26 HLT 10:00 AM

P = 62
A =

S = 41077

110 = 00:02
111 = 77765
112 = 25240
113 = 00000
526 = 59:50

→ DRIVE REDUCED TO
34.0V (40024)

→ SET Clock FAST

RA-L card with bits 8 & 9 swapped with the one in
bit 28-29 (13 & 14 in high bay)

HLT P = 222

Replaced 8 & 9 slave and swapped bits 14 & 15 with 28 & 29

Dec 25

8:00 HLT P = 205

A = 41001

S = 41077

111 = 77765

112 = 25240

113 = 0

Restart OK

PAT OK

HLT P = 113

A = 23

S = 41077

111 : 77765

112 : 25240

113 = 0

110 = 00:06

526 = 59:52

HLT P = 165

A = 164

S = 41077

HLT P = 065

S = 41077

XGF IN LOC 6H (gate which loads IR from bus)
was replaced

STILL STOPS, Looks like indirect instruction not executed indirectly

7D, 7E, 7F, 4V_f



changed
ist

DEC 26 1:00 DCS
P = 35442
A = 15435

5 41077
110 00:00
111 1
112 7777
113 62342
526 59:52

Restarted OK at 1061

GHH IN SLOT 7E was replaced by all new NOR CARD

11:00 HLT
P = 62
INDIRECT FAILED

AV28 Replaced.

DEC 27 9:00 DCS
P = 35416
A = 62415

5 = 41077
110 = 59:52
111 = 60267
112 = 62416
113 = 25252
526 = 59:52

6:30 HLT
P = 15223
A = 0

111 = 1
112 = 76777
113 = 0

BIT 9 on the Z reg load seems bad.

→ XGF in 2E replaced with spare. (changed back later)

→ XGF in 1J replaced with spare. This one is the one which loads TR during indirect transfer (put back later)
bit 9 seems to be changing

→ GDH in loc 1N was replaced (BIT 9 of TR) (change back)

HLT 5 40077
 P=15223 111 0
 A=0 112 12525
 113 25252

CLOCK set for normal speed.

HLT
 P= 201 111 = 52525
 A= 52525 112 = 65252
 113 = 25252

1 = 14025 ?
 4 = 21067
 5 = 41007

All original cards put back, spares retrieved
 and Attenti concentrated on the unload ZR area
 (bit 9)

→ XGB in 4N replaced

For shakedown at high speed clock,

4F 2d new 4N card were swapped
 ↑ ↑
 Compleat unload Unload Z

DEC 28 900 PM HLT 110 00:03
 P= 62 111 = 0
 A= 26 112 = 12525
 113 = 25252
 RESTART OK

→ Still NOT UNLOADING Z PROPERLY

→ CLOCK SLOWED

- CLOCK SPEED UP
- GDH IN 4H (CLR ZR 8-12) replaced by spare.
- could be causing loss of ZR bit 8 in indirect jmp.

DEC 30

DATA (30) lines were reterminated at the IE and IF slots to eliminate that source of trouble in the bit 9 mystery.

CARD IN IL was changed out with a spare since the current problem with BIT 9 seems to have cropped up after previous repair work on XGB in IL.


CORE DRIVE INCREASED TO 340 VOLTS (510)

DEC 31 0400 HRS HLT Bit 9 dropped

ON MAINTENANCE PANEL, BIT 9 of Address did not follow bit 9 of ZR. Therefore, address at fault.

→ GDH at 3G replaced.

ISTOP A 1:00 PM bit 3 was set on in two instructions. of clock prog.
 Bit 2 & 3 in MDR
 (Replaced by spare FF-L)



A MONTH OF EXTREMES—December provided temperatures that so the high sixties—20 degrees above the normal high for the month—dipped to 9 degrees on the 30th, well below the normal low for December according to statistics from the U. S. Weather Bureau. Precipitation—rain and snow—totaled 2.22 inches, a little below normal for the month.

JAN 4 HLT

ZR = 33152
 XR = 576
 B indicator was set

HRS NEVER CHANGED FROM 7 to 8

P = (2) 0004
 4 = (2) 0002
 1 = (2) 0002
 5 = 41077
 2 = 000555

111 = 0
 112 = 12525
 113 = 25252

RESTARTED AT P = 1061 OK

CORRECTED LOC 1008 to 8:00
 TURNED OFF

JAN 7 HLT ZR = 20000 OV = 1
XR 200

P =	35640	110 =	00:12
1 =	21067	111 =	1
2 =	1067	112 =	77777
3 =	0	113 =	0
4 =	21067		
5 =	41077		

- PICKED UP BIT 7 in P and A
- CLOCK SLOWED TO NORMAL SPEED


JAN 9 FF-L in MDR Bit 6-7 was replaced. ←

JAN 10 this was to fix previous prob with Bit 6-7

- Bit 7 Failed by coming on in P & A again
Memory probably not at fault
- Turn off time increased to 01:00 so that more
chance for bit 7 prob to occur
- if bit 7 is picked in turn off prog it will jump
to 040-050 from 540-550 (zoned)
- if bit 7 is picked up in 15400-15520 prog
it will jump to 15600-15720 (zoned)
- in either case machine will stop.

JAN 21 SUNDAY DCS STOPPED AT ^{10:00 AM} ~~526~~ = 59:50

P = 15440
A = 77772
B = 1067
4 = 1 = 21112
5 = 41077
110 = 59:57
111 = 62350
112 = 62347
113 = 77772



1111 SIP } NO INTERRUPT SHOULD
1112 JMP } BE ALLOWED HERE OR IN
1113 JMP } THE OUT/INP SEQ

Logic for INT disable was checked, and JMP can be interrupted. This must be changed

STOPPED HLT ZR = 20000 XR = 0
P = 35715
4 = 1 = 15424
2 = 1
111 = 0
112 = 12525
113 = 25252
5 = 41077

110 = 00:11
526 = 59:52

RESTARTED OK
1061

NO BID IN TABLE FOR 15715, so Bit 7 must have one

→ XGB in IL changed
IN & IK are also suspect

JAN 23 0800 DCS STOP
P was not saved.

→ 2 = 1067
4 = 01112
5 = 41077

526 = 59:52
110 = 59:54
A = 5033

111 = 07633
112 = 55316
113 = 05034 + 1 = 252
62352 +
50362 -
0362 EDR

RESTARTED OK
1061

JAN 23 1930 hrs, INP, JMP & OUT WERE WIRED TO
BE NOT INTERRUPTABLE.

OCTAL DUMP DEPENDS ON JMP BEING INTERRUPTABLE

JMPs CONVERTED TO JAN IN DUMP

9100 HLT BIT 7 ON IN XR

P = 741
541 should have been set

~~XXXXXXXXXX~~

LOOKS like LXR adds bit 7
gate or XR₇ bad.

→ 2C & 2D (XGF load gates XR)
replaced.

JAN 24 1800 hrs, DCS

P = 15477 A = 2524 = 75253

111 = 30213
112 = 10001
113 = 22526
4 = 1 = 15403
5 = 41077
2 = 0

START OK 1061

TEMP 3

12525
22526

010010101010110
001010101010101 AND
000010101010100

02524 should have been in A. (it was)

∴ address 15521 } was correctly accessed
113 }
3 }
15474 }
15475 }
15476 }
15477 }

TEMP 2

10001

001000000000001 10001 ADD
001010101010101 12525
010010101010110

22526 should have been in TEMP 3 (it was)

15473 } was correctly accessed
15472 }
112 }

TEMP 1 30213

011000010001011
001010101010101 AND
001000000000001

10001 should have been in TEMP 2 (it was)

15470 } were correctly accessed
15471 }
111 }

ILLEGAL ENTRY →

15467 was not executed before 15470
15470 was executed

"A" contained $\frac{30213}{12525}$ when illegal entry occurred

SUN JAN 28 DCS → 15466 = address of JAZ vector.
15465

Clock norm

P = 15465

5 = 41077

4 = 1 = 15412

2 = 0

3 = 62323

No strange bids in BIDTAB

Restarted OK at 1061

110 = 59:53 (66323)
526 = 59:52 (66322)

→ DRIVE SETTING REDUCED
from 610 → 550

111 = 62321

112 = 62322

113 = 62323

A

000000

77777

enters either here or here →

A →	15455	JAZ
B →	15456	DCS P
	15457	COM A
	15460	STA
	15461	ADD

TEMP 1

$62321 = 15456$

ENTRY PROBABLY AT A
since COM A would have
generated 62321 if 15456
was in Accumulator.

→ LOOKS like Both P and A were set to 15456
when JAZ was executed. This is difficult to explain.

15456 was probably left in a register (Hardware)
when JAZ was completed. This may not have been
wiped out by C(A) during the sequence of COM A,
and therefore became effectively the C(A)

SINCE A = 00000 it could have been accessed
and added to 15456 and still leave 15456.

→ ∴ LOOKS LIKE CLEAR XR DID NOT WORK DURING COM A

THIS EXPLAINS JAN 24 TROUBLE ALSO

JAN 29

DCS 0500 HRS

E=O=1

P = 15476

A = 12525
4-1 = 75473
2 = 0
5 = 41077

111 = 12525

112 = 1

113 = 12525

110 = 00:04

526 = 59:52

RESTARTED OKAT
1061

INVOLVED IN CLR X:

	*		*	* = Most likely
	5V	4R	5T	
	2EB	XGC	GDH	
ELEM#	30	17	15	

→ XGC AT 4R replaced by spare

JAN 29

DCS 0800 PM

E = 1

P = 15475

A = 12525

110 = 59:52

526 = 59:52

111 = 12525

112 = 1

113 = 12525

1 = 75471

4 = 75473

5 = 41077

2 = 0

Restarted OK

→ Only XGC at 4R put back

→ Spare GDH Put in 5T

JAN 30 HLT ZR = 0 XR = 00001

P = 1226
110 = 00:59
526 = 59:52

2 = 77776
1 = 1221
4 = 43356
5 = 42204

111 = 0
112 = 12525
113 = 25252

NO SCREWED BIDS
IN BIDTABLE

Restarted OK at 1061

→ drive increased to 610

FEB 2 THUR HLT ZR = 60000 XR = 52 0700hrs

P = 63277

1 = 62063
4 = 63270
2 = 4363
5 = 42112

342 = 00:19
526 = 59:52

111 = 0
112 = 12525
113 = 25252

Restarted 1061 OK
BIDTABLE OK

FEB 1 THURS DCS ZR = 35431 2000HRS

XR = 77776

P = 35431

342 = 59:59
526 = 59:52

4 = 1 = 35436
2 = 1067
3 = 62351
5 = 41077

111 = 25252 OK
112 = 77777 OK
113 = 62352 = 15425

RESTARTED OK AT
1061

→ CLR X did not occur during E SEC OF COM A INSTRUCTION 67

FEB 2

1900

HLT

ZR=0
XR=37737

P=222

342 01:59
526 59:52

1 21070
2 1067
4 21070
5 41001

111=0
112=12525
113=25252

Restarted OK
AT 1061

→ CLOCK SLOWED

Feb 3

HLT 1400hrs. did not inc time w scaling

P=1226

S=42204

526=59:59
342 00:59

4=1772
1=1216
2=1236

Restarted at 1061
Stop at 563 (TURN OFF)
Restarted OK

Feb 3

1805 Hrs

HUNG UP TEMP INDCS LOOP, tra HLT

P=125

S=41077

111=30213

1=4=21070
2=0

112=10007

113=2525

342=40031 02:19
526 59:52

9:00 Clock
HLT

FEB3

XR = 42574
ZR = 20000

O = 1 E = 0

P = 21660

111 = 0

112 = 12525

113 = 25252

Z = 1657

Restarted at 1061

at 1062, there is an ENB; CURRENT

1063

SIP, B 0

1004

JMP, B 0

→ Since B = 1657, JMP, B, 0 will go to 1660

How did B get set to 1657?

C(CURRENT)	=	1067	, 515	, 576	, 555	, 1053
		1061	1061	1061	1061	1051
		2150	1576	1657	1635	2134

→ XR was not cleared during ENB at 1061

~~→ ZEPs in Slot 5V (CLR XR drive) was needed in connector.~~

→ 5V & 5M swapped. If output #30 fails in slot 5M, Com gate will not open.

→ NORM clock

1:00

DCS

P = 35465

1 = 35505

392 = 00:07

2 = 62324

526 = 59:52

3 = 62323

111 = 62321

5 = 41007

112 = 62322

RESTART
OK 1061

113 = 62323

→ XR NOT CLEARED DURING COM A AT 15457 69

Feb 4 2200hrs Halt P=21637

XR=42074

ZR=20000

4=1=35450

2=1636

5=41077

526=59:52

342=00:04

111=0

112=12525


113=25252

1636=1064

bit 5 would not stay set in MANU mode CONTROL

SAME PROBLEM AS FEB 3 2100 hr.

→ XR NOT CLEARED DURING ENB



JANUARY GOT BETTER as the month wore on where the weather was concerned. The mercury dipped to 10 degrees or below on nine of the first 12 days of the month, including four readings below zero. The first and last days provided the low (-7) and high (49) readings of the month. Total precipitation for the month was 2.85 inches, compared to the normal 2.97 for a January here. Contributing to the total was 15.4 inches of snow, which melts down to 1.54 inches of water.

Feb 6 wire replaced from 4R17-5V27 (CLR XR)

Feb 7 DCS 1800 HRS

P = 15415

A = 62416

111 = 20267

B = 1067

112 = 62416

1-4 = 21112

113 = 25252

526 = 59:50

342 = 59:55

→ Restart OK at 1061

5 = 41077

PAT = 52525
15406 add

70133

1110000010110110
61012167

20267 010000010110111

62416 110010100001110

52525
15407 DREQ in tent. before entry

57527

101111010101110

LSH 1 1 1 1 1 1

3 7 2 5 7

RSR 20267
10133
⊕ PAT 12525
22416

ENA PAT actually entered
A with PAT + XR
∴ XR WAS NOT CLEARED during ENA 71

Feb 7

~~GHX IN 7F replaced~~

→ ZEB IN 6G replaced with original one removed in NOV 26

→ other ZEB PUT BACK INTO 6G
→ CLR X from ZEB to 15 ft of XR wiring replaced.

Feb 9

LOC 2150 was set = 1064 causing prog to hang-up shd be 27363

→ CLOCK set high margin

1000 hrs DCS P = 15431 A = 5033

Restated
OK

111 = 7633 4-1 = 530
112 = 55316 2 = 1067
113 = 5034 5 = 1077

15420
52525

70145 = 07632

→ during ENA, XR WAS NOT CLEARED

→ NEW WIRE INSTALLED FROM AR16 - 5T15 (Scheme 7)

1700 HRS DCS P = 15415 B = 1067

111 = 60267
112 = 62416 = A
113 = 25252

52525
15406

70133

1	1	0	0	0	0	1	0	1	1	0	1	1	1
6		0		2		6		7					

→ XR still not cleared during ENA

→ XGC IN 4R replaced ← -- -- ~~STARTED ALL THE P=0. Prob.~~

→ CLR XR PULSE LENGTHENED TO LAST ENTIRE E SEQ

Feb 12 HLT A lost

P = 20022 B = 1067 4=1 = 20001 5=41077

111 = 77777

526 = 59:52

112 = 77777

342 = 59:53

113 = 00000

NO Bad bids

Location 20 = 1064

21 = 1

Restarted at 1061 OK

Feb 12 HLT XR = 41205

P = 20002

111 = 0

B = 2

112 = 12525

4=1 = 35412

113 = 25252

5 = 41077

526 = 59:52

342 = 00:04

CLOCK was not inc properly Loc 710 had been changed to 17777 ← 5 ∴ bit 1 was picked up.

Feb 22 bit 1 solidly picked up in low bay when more than 13 ones were in the word.

→ DRIVE setting was reduced to 400 (34 Volts cold)

start 20°C

33 Volts at 30°C

1 volt/10°C

73

Feb 26 HLT at 1:00 PM

XR = 12525

OV = 1

ZR = 60000

EXECUTE SEQ

AD = 72525

P = 60002

111 = 12525

112 = 12525

113 = 0

2 = 00000

1 = 4 = 3545p

5 = 41087

526 = 59:52

342 = 00:06

56 = 0

Restarted OK at 1061

FEB 27 HLT AT 12 Midnite

XR = 00000

ZR = 60000

OV = 1

AD = 60000

P = 60002

111 = 77777

112 = 1

113 = 0

2 = 00000

4 = 1 = 35446

5 = 41087

526 = 59:52

342 = 00:04

46 = 0

Restarted OK at 1061

TEST 8 has 111, 112, 113 set as above

JAZ15466 is at loc 15465

→ CLOCK SET SLOW MARGIN TO TEST GATE

Feb 29 HLT after changing HRS to 0700

XR = 53611 EEOV = 0

ZR = 00002

P = 00022 Z1 = 00001

526 = 59:52

342 = 00:03

4:1 = 75463

111 = 0

2 = 1067

112 = 12525

5 = 41077

113 = 25252

→ Restated OK, SYNC DISABLED

FEB 29 HLT after changing HRS to 1100

AD = 41531 OV = 1

XR = 21531

ZR = 20000 4:1 = 557

P = 20563 2 = 555

(526 = 44:45 5 = 41077

342 = 06:20 100 = 21531 (59)

NOT VALID
SINCE
SYNC WAS
NOT REENABLED

111 = 0

112 = 12525

113 = 25252

UNLOCKED AT 45:13

OFF AT 46:01

} CKB PRINTOUT

720 Ω shunt - 500 Ω series

Temperature sensitive resistor = 1000 Ω when temp = 35 $^{\circ}$ C

TEMP	V	SETTING	
30 $^{\circ}$ C	34.0	340	too low for loc 1174 to be read 37277
35 $^{\circ}$ C	35.0	420	
28 $^{\circ}$ C	36.5	420	

SET AT 1730 hrs
Apr 13 →

APRIL 14 Midnite HLT

ZR = 0

S = 41077

VR = 231

Z = 1067

P = 00001 →

121 = 15723 (JMP L ENTRY)

111 = 77777

112 = 00000

APRIL 14

1600 hrs. DCS

DRIVE = 35.2 V \pm 4%

ZR = 75477

111 = 77777

Loc 1000 was cleared manual

112 = ~~40000~~ 00000

121 = 15723

Rebootstapped and restarted OK

Apr 14 2000 hrs. HLT

ZR = 0
XR = 231

P = 00001

111 = 77777
112 = 00000
121 = 15723

10000 = 0
1 = 0

restarted at 1061

→ Chan 0 input buffer card removed

2300 hrs HLT

ZR = 0
XR = 40001

P = 00001

111 = 77777
112 = 00000
113 = 15723

1000 = 0
1 = 0

→ Chan 0 input buffer put back

APR 15 1000 HRS HLT

ZR = 0
XR = 00062

P = 00001

121 = 15723
111 & 112 OK

1000 = 0
17777 = 16414
5 = 41077
2 = 1067

After running 3 hrs Temp = 41°C, V_{drive} = 34.2

→ XKA INST DECODE & CHAN 0 replaced & removed temp.

APRIL 15 1500 HRS HLT

ZR = 00000
XR = 40061
AD = 40001

P = 00001
1000 = 0
1777 = 0
5 = 41077
2 = 1067

111 } OK
112 }
121 = 15723

→ X6C 111 Location OJ replaced since it glows TNP

APRIL 16 0600 HRS HLT VL = 755

ZR = 00000
XR = 00227
AD = 00227

P = 11701
1000 = 0
1777 = 0
5 = 41077
2 = 1067

111 = 77777
112 = 100000
121 = 15723

11700 = 00000
1114 = 15700

→ Restarted OK at 15700

→ CHAN 0 buffer still removed

April 16 1000 HRS HLT off Seg Step off.

ZR = 00000
XR = 00000
AD = 00000

All ^{star} lights off
except seg
P = 00001
5 = 41077
2 = 1067

→ X6G (Unloaded DA gate) in slot IF replaced

→ CHAN 0 Gate put back in

APRIL 17 0300 hrs HLT

ZR=0

XR=6

P=00001

ALL AS BEFORE

T=35°C V_D=35.0V

0600

HLT

P=000001

ZR=00000

XR=26351

59:69

AAB

Next time, read Time OFF

April 17 1600 hrs HLT

ZR 00000

XR 00040

AD 00040

TR, 5 on

P = 16764

Z = 1067

S = 4.1071

AAB

TIME OFF (342) = 10:28
↑
Bit 11

restated ok at 1067

15700 + 1064

→ failed to CLR ZR in step 0 of P sequence

April 17 1900 HLT stopped right after inc clock

ZR = 40000

XR = 00000

P = 1516

AAB

1115

537

1654

April 17 2230: orig OJ card \Rightarrow 4R (XGC)

APRIL 17 MIDNITE HLT about 00:40

ZR = 0

XR = 26237

P = 00001

AAB

\Rightarrow TRIAL OF XGD IN SLOT OK } CLR Z
 \Rightarrow XGC " " OM }

0300 hrs. HLT

ZR = 0

XR = 77777

P = 00001

121 = 15705

112 = 0 111 = 77777

JAZ WENT TO 77777+1 when XR contained 77777
and $\neq 0$

\rightarrow GHH IN LOG 5G replaced

\rightarrow ORIG XGD put back in slot OK

\rightarrow ORIG XGC put back in slot OM

April 18 0800 hrs. HLT

ZR 00000

XR 77777

AD 77777

TR, S on

Seg E on

off

P = 00001

111 & 112 OK
121 = 15703

APRIL 19 0700 hrs HLT

ZR = 0
XR = 0

P = 11722
121 = 15716

→ ZR UNLOAD GATE BIT 11 bad

orig OR gate Trial in 4N (UNLOAD ZR)

April 19 0800 hrs HLT

ZR = 0
XR = 0
AD = 0

P = 00001

AAB

STARTED AT 1061 OK LOC 1 CLEARED OUT

2000 hrs. HLT

ZR XR = 0

P = 00001

111 & 112 OK

121 = 15707

TEMP = 35°C

APRIL 20 SAT AFTERNOON - WIRED IN RELAY TO DISABLE -24V to computer if 115VAC to fans is OFF

Temp = 35°C

WIRED -24V low voltage checker into top of 0, .9V, 1.8V, 2.7V down from normal 24V.

Part of interrupt dec was clobbered when (-24V was accidentally started

Changed data couplers on all 15 bits of MDR so machine would run on reduced voltage at all clock speeds.

APR 23 2200 hrs

HLT after ^{Latch, before} clock was incremented

75 hours

ZR = 0
XR = 66130

P = 00001

AAB

B = 1067
S = 41077

STARTED OK AT 1061

1 101 1000 101 1000

→ ~~AS IT SEEMED DID NOT WORK~~ 93.

APRIL 24 1000 hrs HLT

ZR = 00000
XR = 77777
AD = 77777

P = 00001

Tr 5 on Seg E on

B = 1067
S = 41077

111 = 77777
112 = 0
121 = 15705

Restarted OK

→ GHH (TRIAL) MOVED FROM 5G to 1V
→ orig GHH put back in 5G

APRIL 25 Midnite HLT

ZR, XR, AD = 0

P = 10715
121 = 15713

BIT 11 dropped

Restart OK

APRIL 25

0100 HLT
ZR = 0
XR = 77777

P = 00001

121 = 15703

THAT'S
A STA INSTRUCTION

4/25

0700 HRS

→ ORIG XKA in 6L PUT BACK IN

APRIL 25 1600hrs

HLT

XR = 22131
ZR = 0

P = 11701

121 = 15723

~~X → GHH IN 7C replaced by TRIAL GHH. This is to fix I Sequence trouble noted when -24 was lowered by 10%~~

~~X → GHH IN 6T replaced by TRIAL GHH (I Seg)~~

→ GHH IN 7D replaced by TRIAL GHH (this element sets I Seg at 50 and 55 time)

APRIL 26 0700 HRS

HLT

(did not increment hours. did latch on)

ZR = 0
XR = 62131

P = 10701 BIT 11
121 = 15723

Restarted at 15700 OK

April 26 800 hrs

HLT

ZR = 00000
XR = 77777
AD = 77777

P = 00001

TR 5

AAB

Restarted OK

APRIL 29 0400 HRS

7 HLT

ZR & XR = 0

P = 11711
121 = 11711
111 = 77777
112 = 0

→ XGB IN 4C Replaced (unlatched AD)

April 29

0900

XR 77777
AD 77777

HLT

P = 00001

121 = 15705

2100 HRS

HLT (after inc HRS)

ZR = 0

XR = 77777

P = 00001

121 = 15703

TEST PROG CHANGED SO THAT 7775 instead of 7777 is used for test pattern

APR 30

0500 HRS

HLT

ZR = 0
XR = 0

P = 00001

121 = 15707 (EOR)
111 = 77775
112 = 00000

77776, 77777, 4, 1 still = 0

NEW PROG

APRIL 3

2200 HRS

HLT

ZR = 60000
XR = 77775

P = 60001

121 = 75705 (JAZ NOT TAKEN)
111 = 77775 A = 77775

77776, 1 still = 0

→ ZEB IN SV REPLACED TEMP

M...

500 hrs

HLT

ZR 200 00
 XR 424 53
 AD 627 53


P = 20001
 121 = 35707 (ENA Temp 2)
 111 = 7775
 7776 f1 = 0

1900 hrs.

HLT

ZR = 29900
 XR = 7775

P = 20001
 121 = 35705 (JAZ NOT TAKEN)
 111 = 7775



APRIL SHOWERS DIDN'T COME OUR WAY the way they normally do. The Pittsburgh precipitation was 2.27 inches last month compared to the usual 3.08 inches. A low of 21 degrees was reached on April 6 and a high of 77 April 13.

MAY 2 0200 HALT

ZR = 20001
XR = 270

P = 20001
121 = 35717 (JAZZ 15700)

→ ORIN ZEB IN EV PUT BACK

May 2 0900 HLT

ZR = 20000
XR = 77775
AD = 17776

P = 20001

→ 1800 HRS. GDH IN 4L replaced by B/ak SPARE
RAN OK 20 MINUTE CONTINUOUS TEST

2200 HRS HLT

ZR = 20000
XR = 20507

P = 20001
121 = 35711 (ADD)

→ XGD IN 7P replaced

May 2 1400 hrs HLT

ZR = 20000
XR = 40051
AD = 60051

P = 20001
121 = 35717 (JAZZ 15700)

→ IV (GDH) & IR (GDH) replaced.

APRIL 3 2000 HRS HLT

Z = 20000
X = 11514

P = 20001
121 = 35711



2PD Card in loc
XGD

1D replaced
1C replaced

2100 HRS

HLT

Z = 20000
X = 13534

P = 20001
121 = 35715 (ENA POWER)

1200 mid

HLT

Z = 20000
XR = 66063

P = 20001
121 = 35711

MAY 7

HLT 1800 HRS

P = 20001

ZR = 20000
XR = 0

121 = 35717



TRANS OF AD ⇒ TR time changed
5.1K Pull-up added to MEM START SINCE
3 times, the system stopped when scope probe was touched
to MEM START.
NOTICED THAT 100-Ω additional parallel lead
resistance to -12V on START gave -4V pulse



STILL ON FAST MARGIN

May 8

1100 HLT

ZR 20000
XR 40262
AD 60262

Trunks 513 on

MAY 8 2200

→ SLOWED TO NORM

→ GND'D PANELS IN A/C UNIT

→ ADDED 100Ω pullup to IDD in ID

MAY 9 MIDNITE HLT

P = 35720
I2I = 75715
I1I = 77775

MAY 9 0500 HLT SAME AS MIDNITE

ZR & XR =
'60000 : 0000

→ ORIG IDD (WITHOUT 100Ω pullup added) put back into S/H ID

0600 HLT

ZR = 20000
XR = 7776

P = 20000
I2I = 35705

10000 was 7777, so it
was cleared to 00000

5/9 1900 HLT

XR = 6531
ZR = 20000

P = 563
I2I = 35717
R = 555
S = 41077
I = 0

5/10 0300 HLT

XR = 6260
ZR = 20000

P = 20007
I2I = 15711

MAR 11 0200 hrs HLT P = 20001
 ZR = 20000 121 = 35703
 XR = 77776 111 = 77775
 2 = 1067
 5 = 41077
 17777, 17776, 1 still = 0

→ LOC 4 wired so that it saves P during INT INSTEAD OF 1
 Prog changed. COPY TAPE, STOP COPY WORKS
 CONTROL KB WORKS.
 Original CONF prog reinstated

~~TEMP running on the spare ZDD since primary ZDD was ZAPPED during probe tests (REPAIRED AND REINSTATED PRIME)~~

→ WRITE A & WRITE B ON SCHEME 2 WERE Enabled at S3-55
 instead of S3-54

YET TO DO:

1. Add relay to SEQ STEP so MACH will TURN OFF AUTOMATICALLY WHEN HLT EXECUTED.
2. TEST OUT A SET OF BS modules (BLACK SPARES)

MAR 11 1300 hrs HLT P = 60001
 ZR = 60000 111 = 77777
 XR = 00000 112 = 00000
 113 = 60000
 Restarted OK at 1061 342 = 59:56

→ Loc 15465 JAZ seemed to go TO Loc Zero

2300 hrs HLT P = 20001
 ZR = 20000 2 = 0
 1 = 6
 XR = 25252 5 = 41077
 111 = 12525 342 = 59:59
 112 = 12525 ?
 113 = 25252

→ 2 extra divide added to TDA card in memory slot 6
MAY 13 0500 HRS HLT P=00001

→ CLOCK INCREASED TO FAST

→ GAT's in 65 and 6V replaced since
HP was not being set Fixed illegal stop at 00001

→ put recovery program at Loc 16, 17 with
recolor number of P=0 errors in loc 15
and then recolor the exec at 1061

DCS STOP P= 75476

A= 00000

T= 39°C

111 = PATZ
112 = PATZ
113 = LS PATZ

→ CLOCK SLOWED DOWN

WHEN +4V BIAS IS REDUCED BY 10% IN AFTERNOON

DCS stop P= 75427

A= 7

111 = 25242 BIT 3 dropped
112 = 77767
113 = 00010

Loc 21 was = 1001

115 (NELEK) = 00010 instead of 7777

Blank Space remained for loc 4L. 4L ← IR ← ORIG IR
XGB is 05 ← ORIG 4C

SAT MAY 18 orig IV 2 & 7G GRH's put back
 where they belong. BS ← 7G ← IV ← ORIG
 BS WAS placed into plastic bag for storage.

FRI MAY 24 Clock stopped at 12 NOON
 CCO timer set 59 min after hour. OK

526 = 59:52
 342 = 00:59

111 = 0
 112 = 12525
 113 = 25252
 2 = 555.
 5 = 41001
 4 = 565
 15 = 77777

BIDDING TABLE OK
 1053, 555 1067

→ AS IF BID COUNT
 GOT OUT OF STEP

→ Probably due to AC power outage while running

SAT MAY 25 Added two new power control features.

1. If hangup is encountered, MACH will now turn off power and not turn back off
2. OUT on Channel 7 once each SYNC period causes the KEEGON circuit to perform.
3. If AC power fails during time mach is on, it will set lockout bistable and will not restart until manually bistable is reset.

Wed May 29 DCS + AUTO OFF

ZR 35431
 XR 77776
 AD 77777
 TR 77611

clock all on
 marks 543 fault 210

= 77777 P = 35431
 111 = 25253 (LSH PAT) or PAT+1
 112 = 77776
 113 = 00001

SK 0+1 on
 CLR 4 on
 seq. PF E

Machine had been set to run only ~~25~~ 158c since MONDAY NITE (MAY 27)

- bit zero of word 115 was DROPPED
- DRIVE INCREASED TO 500

MAR JUNE 2 0200 SUN DCS P = 15431

111 = 65253
112 = 37776
113 = 40001

A = 40000
S = 41017

115 = 37776 asked
of 77777


10115 = 37777

After 2 hours of running Temp = 38.5°C

V drive = 35.8 volts (setting of 500)

→ V drive increased to 36.5 (setting 550)

slight rain - back cover
SD



June 12 0800 HRS Machine clattered several locations
 turned off with ALL HOUR LIGHTS ON.

→ Mem DRIVE increased to 600 (37.0V)

June 20 0135 HRS DCS 15417

111 = 21253
 112 = 02000
 113 = 25252

114 = 0
 115 = 77777

101 0101 0101 0101
 0101 0101 0101 0101

2 = 1067
 5 = 41077

10000 = 0

Restart OK at 15400

→ BIT 10 WAS dropped UP either in ¹⁰ENA, ¹⁰⁺¹¹LSH, or ¹¹STA

June 22 SAT 1600 HRS P = 15434

A = 1777
 B = 1067
 5 = 41077

111 = 27252 LPAT2
 112 = 75777
 113 = 02000

→ Bit 10 was dropped in ENA, at bc 15421

ENA PAT	52525	
EDR NEZ20	77777	
STA TEMP1	25252	20252
EDR PAT	77777	
STA TEMP2	7777	
Comp A	00000	
STA TEMP3	00000	
DCS A	77776	

10101 101 010 101
 010101 010 101 010

June 23 Sun 0900 hrs

P = 15476
 A = 12525

526 = 59:52

342 = 59:52

114 = 0
 115 = 77777

111 = 12525 PAT2

112 = 1

113 = 12525 PAT2

2 = 0
 5 = 41077

Restart OK

June 24 - Monday

→ IN BIT 10, BLACK SPARE PUT INTO 3H & 2V, this

leaves 4C, 3M, 2E & 2F

← Replaced 9/6/68

THIS CURED BIT 10 Being dropped

Replaced 9/19/68 July 6 - Sat

← Replaced 9/4/68

6/22 ?, 9/4/68 NO 9/19/68

3H Black Spare replaced by original GDH removed on June 24.

Originals to be restored in original slots

XGD IC
XGG IF
2DD IC

April 23, 68
April 16, 68
April 23, 68

July 8 MON - DCS P STOP

P = 15431

III = 27252

↳ BIT 10

3H WAS THE DEFECTIVE CARD (GDH)

Black Spare GHH removed from 2V and orig GHH put BACK

GDH Removed from 3H and replaced by Black Spare.

ETHER output 7, 11, 15, 19 bad.

July 9 TUES 12 Midnite DCS STOP

P = 15431

III = 25252

A = 1777

II2 = 75777

III = 0

342 = 00:07 SEC

2V BLACK SPARE PUT BACK

FAST CLOCK

July 10 DCS + auto off

TR 77677
 ZR 35467
 XR 77777
 AD 77777

P = 15466

A = 76001

Seg P F E on
 SK 1+3 on
 F4 4 on
 Clock all on

111 = 77777

112 = 76000

113 = 76001

342 = 00:14

```

  | 10 | | | |
  |||||
  0000 1 00000000001
  |||| 00000000000
  ←
  
```

↳ CARRY from 10 → 11
 missing or bit 10
 dropped when 77777 → Z or X

July 12 DCS

P = 15520

A = 35516 = B

111 = 0

S = 41077

112 = 12525

113 = 25252

MEM AMBIENT = 40°C

P = 15455

111 = 77777

342 = 00:59

112 = 0

113 = 0

B = A = 0

With FAST CLOCK, JAZ NOT taking Jazp when
 A = 0

HAPPENED AGAIN SAME WAY AT 0800 (FASTCLOCK)

CLOCK NORM

SAT July 13 No start at 2100hrs

P = 2410

A = 0

S = 21205

4 = 21070

2 = 5

342 = 00:59

100 = 50376

111 = 0

112 = 12525

113 = 25252

Restarted OK after about
5 steps

Low Block → UP

← BACK OK

P = 13516

A = 0

B = 13

S = 21205

4 = 15410

111 = 52525

112 = 65252

113 = 25252

Restarted OK

KEEP RELAY CONTACTS TEMP SENSITIVE UNTIL
WIRE JUMPER

PWR CONTROL CIRCUIT MODIFIED & LOW VOLTAGE
OK

THURS Jul, 18 No start at 0700hrs

P = 15412

A = 25253

111 = 25253

112 = 65252

113 = 25252

342 = 59:52

100 = 6376

Booted OK

TEMP = 31°C

T. : July 13 10:50 / AT 1200

P = 527
A = 26323

100 = 21376
111 = 0
112 = 12525
113 = 25252

342 = 59:59

Restarted OK
TEMP = 52.5°C

SAF July 20, did not start at 0600.

time to start at 7:30

P = 16
5 = 0
2 = 0
4 = 414

EVERYTHING IN MEMORY
PRESENTLY WASH CLEANED

July 30 2000 hrs
T/3 P: 15431
5 = 41017
2 = 1067

A = 51544
111 = 25252
112 = 26232
113 = 51545

Restarted OK
at 15400

342 = 00:59
100 = 47576

AVI 7 11 50:50
ZR 20000
YR 01007
AD 21007

HALT off

P = 20001 (L=0)

342 = 59:59
526 = 59:52

111 = 0
112 = 12525
113 = 25252

(DR. F. W. To 650) | Bit 5 dropped in Loc 574 109

Loc 575 = 41604 ~~575 = 174L~~
 shd 41766
 bits 10, 5, 4, 1 dfg

AUG 22 0300 HLT

XR = 0
ZR = 20000
P = 1133
S = 15

111 = 77777
112 = 77777
113 = 00000

4 = 15446
5 = 41004

Root of 1133 OK

342 = 0059

HLT & ... spurious,
open set

AUG 25 SUN 0600 HLT

XR = 77777
ZR = 20000

P = 1050
5 = 41077
2 = 1047

111 = 00000
112 = 12525
113 = 25252

CURRENT (1021047)

WAS 21064 AS IF A BID HAD BEEN PLACED
FOR CURRENT INSTEAD OF CURRENT BID TABLE
did not contain 1047, NO OTHER LOCATIONS
WERE CLERICAL

COLD DAY

AUG 26 did not come on at 10:00

P = 26 then 0000

→ DRIVE VOLTAGE IS ONLY 30.90V/lt

→ loc 1274 was altered unexplainably by losing bit 0

2:00 pm Sept 4

HLT off ~~seq. off~~

ZR 00001
x 4 40222
AD 40223

probe ss step
Man T L
Turn off

P = 2 when turned on at 1800 hrs. Mem pour OK

111 = 0
112 = 12525
113 = 25252

342 = 00:21

loc 3163 in bid table = 00001
which was CURRENT: Imped to 00002


Sept 6 DCS P 15431

111 = 27252
112 = 75777
113 = 02000

A = 1777

BIT 9 picked up during ECR

ZE & 2F REPLACED



ENDING ON A PLEASANT NOTE. August had more than its share of heat and humidity as the mercury reached 80 degrees or above on 21 days and climbed above 90 six days. But all the misery was offset last week by cool nights and warm, dry days as an Aug. 27 record low of 46 was set and the Aug. 28 record low of 44 equalled. A shade of under four inches of rain fell, compared to a normal 3.31 inches for August.

Sept 4 DEC 7 15431 A = 1777

111 = 27292
 112 = 75777
 113 = 02006

BIT 10 Picked up when
 NE ZERO ⊕ PAT
 COULD BE DROPPED WHEN ENTERED NEW

→ ~~ORIG 2V PUT BACK 2nd BLACK SPARE G111~~
 PUT INTO SLOT 2T

→ BLACK SPARE PUT INTO 3M original 3H put back

Sept 9 ZR 6549.1
 XR 7777.7
 AD 7777.7

Auto & JCS on
 PFC in Seq mode

A = 57775

P = 15416

342 = 00:21

111 = 2525 (3)

112 = 0

113 = 75252

Restarted OK at 15400

→ Memory seems OK

→ "A" should have been zero since 112 = 00000

sep 13 ZR 60000
 XR 7777.7
 AD 60000
 P = 66411

HLT # Seq Stop off

B = 76 5 = 41077

A = 543

111 = 0

112 = 12525

113 = 25252

342 = 00:01


→ BIT 2 was dropped in Loc 1061 and 1062

1401 lost bits 2 & 3

→ LIGHT BULB PLACED IN MEM CAB

SAT SEPT 14

I SEQ & F SEQ ARE NOT STAYING CLEARED during auto restart if AUTO allowed to come on. SEQ STEP was forced to ground by probe, and F does not come on spuriously. If the I connection to pin 7M4 is removed, F comes on, if I is left connected to 7M4, then I comes on.



A CLAMPING DIODE (429) WAS INSTALLED ON "MC" TO PREVENT IT GOING POSITIVE DURING STARTUP TRANSIENTS.

STARTS OK NOW. → LAMP STILL IN MEM

Mon Sept 16 0500 hrs DCS P=15431

A = 52524 = PAT-1 111 = 25252 = PAT
B = 1067 112 = 25252 = PAT
S = 41077 113 = 52525 = PAT

342 = 59:52
100 = (0)376

→ Restated at 15400 OK
MACHINE CLOCK SLOW SET

→ EOR AT 15424 did NOT produce NEZERO
From PAT ⊕ PAT. PAT resulted and was
stored in TempZ (112)

EOR AT 15422 did work correctly since
PAT ⊕ NEZERO = PAT stored at TempZ

Thurs Sept 19 0100 HRS DCS P=15431

A = 1777

111 = 27252
112 = 75777
113 = 02000

All this while running
on SLOW clock, and no interrupt

Bit 10

CLOCK put in NORM, NO INTERRUPT

XGB IN 4C replaced temp by RED spare until 4C
can be repaired (MOR approx 17 will be replaced)

(Red spare had previously thought to be bad bit 8)

IF THIS WORKS, then BLACK spare in 3M can be
relied (9/4/68)

Thurs Sept 19 0800 HRS

→ ORIG "4C" card repaired (bit 10) and replaced in slot 4C

SAT SEPT 21 DCS 15406

A = 65252

111 = 52525
112 = 45252

JOV NOT EXECUTED

shd be 6

RESA dropped Bit 19 → KB

Sept 21 HLT XR = 00000

ZR = 20001

OV = 1

P = 20002 Loc 1 = 0

111 = 00000

112 = 12525

113 = 25252

→ Mem Drive reduced to 6.00

MACHINE DIDN'T TURN OFF AT 10:00 (Loc 764 = 64331)
shd be 40200

→ Conv. 4C changed (XGB)

SUN Sept 22 DCS 15517

A = 20000

B = 00001

1111 = 00000

112 = 12525

113 = 25252

I = 00000

15400 = 00000

MEM TEMP = 110

SUN 9/22 NO STARTUP AT 0902 P = 20563

→ SINC REMOVED

→ 4C 22 4E SWAPPED

SUN SEPT 22 MEMORY POWER SUPPLY
WENT OFF (RED) after changing
clock to 1300 hrs. Plus about 1 minute
of operation

CONTACTS Cleaned on K101, PC protection
Circuit resoldered on K101, K104

Fuze Socket F102 furnished to prevent
indicator from coming on indicator

MON SEPT 23 DID NOT COME ON AFTER 2300 hrs
CCO TURN ON MUST HAVE BEEN ALTERED
P = 15517

MUST HAVE HUNG UP ON JAZ (A=0)
at loc 15517 at 0400 before changing
cco or cco did not seal in. Mem Power supply
may have failed at that time.

→ Bootstrapped and restarted


SUN Sept 29 MACH OFF via 1544.
342 = 59:52 TURNON = 59:52

111 = 00001
112 = 77777
113 = 00000

A = 0
2 = 1067
5 = 41077

OFF loc 15432

→ TROUBLE CAUSED BY THE KEEP ON
Relay not staying energized



A PLEASANT SEPTEMBER was enjoyed, weatherwise, by Pittsburghers as temperatures ranged generally from the lows in the 50s to highs in the 70s and 80s. The mercury hit a high of 86 on Sept. 4 and dipped to a low of 40 on Sunday. Rainfall totalled 3.08 inches, compared to a normal 2.54 inches for September.

SCT 2

auto DCS off

ZR 35431
XR 77776
AD 77777

clock + trunk on

P = 15431

111 = 27252
112 = 75777
113 = 02000
342 =
526 = 59:52

A = 76000

Bit 10 Picked up during EDR

15421 ENA PAT
15422 EDR NEZERO

change to ENA NEZERO
EDR PAT

Oct 3

1800 hrs.



Bit 9 was picked up in loc 100
 which made clock set to 7:00 instead
 of 6:00 at 6:00 explained by follow
 (clock increment twice once at 00:00 and
 once at 00:40)

1900 hrs.



EPR 00100 with 0000 produced
 zero (explained by following)



OP code 16g ⇒ 14g when bit 10 was
 dropped, this made EPR become STA and
 loc 762 in clock prog was altered.



XGG IN loc 1F changed (unload DA gate)



MEM CAB HTR THERMOSTAT SET AT 70°

OCT 5

HLT

XR = 66123

ZR = 20000

P = 21

S = 41077

Bit 2 dropped
 at loc
 3173 Bid

OCT 6

HLT

ZR = 20000

XR = 88000

P = 20002

S = 41077

111 = 00000

112 = 10525

113 = 21252

118

FF- \bar{L} Ser # 490 removed from
BIT 10 slot of DATA REG IN MEM.

THIS BOOK CLOSED 10/19/68

PROG TO PRINT OUT CHAR
 (ASSUME TYPWR ALREADY TURNED ON)

17001	ENB i CHAR	46405
2	ENA TABL, B	27500
3	OUT TYPWR	10000
4	JMP i RET	41406
5	CHAR	17575
6	Time check	17577

TABL

17100	000 00	17140	000000
1	3	1	15
2	31	2	21
3	16	3	0
4	11	4	11
5	01	5	0
6	15	6	32
7	32	7	2
10	24	50	13
1	6	1	17
2	13	2	22
3	17	3	0
4	22	4	14
5	34	5	3
6	14	6	34
7	30	7	35
20	26	60	26
1	27	1	27
2	12	2	23
3	5	3	1
4	20	4	12
5	7	5	20
6	36	6	25
7	23	7	7
30	35	70	6
1	25	1	30
2	21	2	16
3	36	3	0
4	4	4	2
5	33	5	40
BS	37	6	0
120	10	7	31



EC-5 II 200

Made in U. S. A.

A BOORUM & PEASE PRODUCT

No. 12596

OCT 19, 1968 - Saturday

New Power Cont. Pnl installed in Cabinet 4. Has option for either running MF logic continuously or on-off with memory. Power input to DC supply changed from 220 to 120. This should work for up to 30 Amps DC output.

Yet to do:

- done 1. Reconnect memory fans to memory power
- done 2. Put longer plug in maintenance panel AC power cord so that it can reach to memory blower receptacle.
- done 3. Build quieter blower assembly for cabinet 4 using Boxer (66 CFM)
4. Build blower assembly for cabinet #3 using 2 boxer fans.
5. Exhaust cabinets 1 & 2 into house cold air return.
6. Build baffles around memory blower assemblies to prevent air leakage.

Drive set at 5.00 = 37 Volts. Temp = 78°F

HLT 10/25/68 FRTDAY MIDNITE

ZR = 20000

XR = 00000

P = 20005

S = 0

111 = 0²

112 = 10525

113 = 17252⁵

342 = 00:37

BIT 10 dropped

drive increased to 600

HLT 10/28 Mon Morn 0730 hrs

XGF in Loc 1H had bad bit 3, replaced
restarted by bootstrapping

HLT 10/29 TUES NIGHT 2300hrs

ZR = 20000

XR = 0

P = 20005

111 = 75777

112 = 10525

113 = 21252

BIT 10

Card in memory data pack bit 0-1 swapped with 2-3
dropping solidly when margin -4.6 \pm 4V low
with -24V +24V High

after swap, bit 2 still drops.

RA-L bit 0-1 & 2-3 were swapped
trouble moved to bit 0-1

with middle margin switches high 2d octa
margin normal Bit 0-1 OK, so octa two
were set Low to ^{and inner two set norm} get some extra margin

Found that KEYBOARD program could not run unless
margin switches were all set NORMAL

- Swapped cards 01 & 2-3 were left in swapped positions
- Drive was set to 6.0
- FF-L card for Bit 10 was replaced
- Power Supplies in memory should be checked
for defective filter cap which may be causing too
much ripple.

Seq. off 4LT

Z - 20000

XR - 00000

A-D - 00001

111 = 0

112 = 10525 (bit 10 dropped)

113 = 21252 " "

OCT 31/NOV 1 1968

→ ID-A card for bit 10-11 replaced

BIT 10 STILL DROPPED AT 0100 HRS

→ XGG IN LOC 1F repaired to correct the dropping of BIT 10 (bad solder joint in NOR package at collector end of 2.37K load resistor) Top of package removed and joint was re-soldered.

NOV 3 SUNDAY DID NOT INC HRS AT 0600, shut off, tried to come on at 0655:50

→ Mem power fail lamp came on at first P=0 (mem not cycling)

→ RWS-A card in location B11 of drive pack was shorted (Pin 5) so new spare was installed

Mem OK, restarted at 1900 hrs 11/5/68

→ STILL WILL NOT RUN unless +4V margin switch is moved high or low (Bit 10 picked up in loc 1220)

drive out = 6.0 INHIBIT = 3.8
2000 hrs.

HLT ZR = 20000 XR = 50376
 P = 720

→ Location was incorrectly initialized by bootstrap.

SUN NOV 10 - HLT would not restart at 12:00 or 1:00
 P = 563

MF turned off at 1:05 by bidding for Turnoff
program.

MON NOV 11 - Prog simplified so that only CONF
And Time prog are running. JMP L stored P
ignores interrupts

TUES NOV 12

occasionally skips an hour, then comes back
as if an instruction is skipped
bits 01 swapped with Bits 28-29 in RL-A
and ID cards.

Still SKIPPED INCL HOURS at 2200 hrs.
FF changed 0-1 ↔ 28-29

FRI NOV 15 LOST AN HOUR between 8:00-4:00
Clock Reset to 5:00 at 5:00 PM

Fri Evening NOV 15, CONF PRG WRITTEN INTO
LOW BAY OF MEM (Begin 6000) to test
both bays. Program is linked as follows:

Time \Rightarrow LOWCONF \Rightarrow High CONF

SAT NOV 16 - INSTALLED SOLID STATE CONTROL
IN PLACE OF K101 (K102, 104, 105
yet to go)

MON NOV 18 - Completed installation of solid state
controls on all 4 power circuits in memory
(K102, 104, 105 done)

NOV 27 - INHIBIT SET 3.0 = 29.0V
DRIVE SET 4.5 = 37.0V initially

NOV 28 Exhaust manifold fixed on cab #2
Bit 10 picked up in loc 21 when operating with
+4V on high margin

DEC 2 - MON - OVER/UNDER voltage protection cards removed from memory
power supply control.

Wed Dec 4 HLT + E on All others off
Seg. Stop (4F) Clock did not change hour
from 5 to 6:00 p.m.
Man to left - little switch to center then off

Thurs Dec 5 repaired memory system
RWS-A card in slot B5 of drive pack
was shorted to ground at pin 4 (Read/CLEAR) select
Spare was put in its place
This failure was similar to RWS-A failure on 11/3/68

FRI Dec 6 0400 did not come on P=563 OK
→ removed the sensitive relay trip from Memory.
Noticed that fuse F2 indicated faintly during startup.
When fuse was removed, it was found that end was
not making good contact with fuseholder contact, fuse
holder should be replaced.

MON Dec 9 Did not come on at 3:00 PM
P=617 111=0
 112=0
 113=0

Reset to 100 to correct time
Restarted at 564 OK and went thru complete cycle
Bid for shutdown 571

Sat Dec 14 reloaded old exec OK, noticed that bit 3 of P was coming on if it was only bit supposed to be off in low-bay world. For instance 77767 \Rightarrow 77777. FF-L card for bits 2 & 3 was swapped with FF-L in bits 9 & 10

→ Locations 400 through 2777 cleared in image
→ walking core

→ 9:00 Dec 19. Auto off DC5 off

ZR 35441

XR 77776

AD 17777 - 35441

pick seq st.

TP = 35441

111 = 0

112 = 7777

3 = 113 = 00001

Restarted OK

Loc 3544 was changed in core from 13677 to 17677

→ Bit 11 was picked up.
→ drive was reduced to 3.5

FRI DEC 20

DCS

P = 35441

A = 00001

111 = 00000

112 = 77777

113 = 00001

bit 11 of 3544 was dropped

→ Memory cab heat lamp was on
exhaust temp = 25°C

Drive voltage = 35.0 with 3.5 setting

drops bit 1 → 34.0 with 2.5 setting (new)

→ finally set for 36.0 " 4.0

(picks up bit 11 if V = 37 Volts.)

→ drive set at 3.5 (35.5 Volts) to prevent picking
up Bit 11 in location 3671, 3672, 3675, 3676

→ Remote Sensing on -37V Supply put back
like it originally was by Anpea

→ Drive 37.0 V at startup 72°F = 6.0 setting

→ Memory voltage ± Sensing cards installed

→ Upper fan in cab # 2 disconnected (exhaust Temp levels

off at 31°C = 87°F when ambient = 22°C = 71°F)
with setting = 6.0, V-31 = 36 volts with outlet temp = 37°F

SAT DEC 28 CLOCK DID NOT ADVANCE AT 0700 PM

Loc 3544 picked up bit 11

→ drive reduced to 5.5

→ Mon Dec 30 DCS + AUTO OFF

ZR 35441 111 = 00001

XR 77776 112 = 77771

AO 35431 113 = 00001

3 = 00001

Thurs Jan 2 Drive restored to 6.0 RA-L

card for bits 10-11 ~~was~~ WAS SWAPPED

with 12-13. Before swap, bit 10

was picked up in manual single step at

location 76 only. (when +4 volt margin

was set -10%, it worked OK)

ON RA-L chips which were in location bits

2-3, 10-11 had discolored tantalum

. 16 μ f 10VNP capacitors. These four will

be replaced. (but were still not replaced by May 27, 1969)

Friday, Jan 3, 1969

+4 margin reduced by 10%

to prevent bit 10 from coming on in back
20, 21, 25, 74, 76

Following cards were swapped with no success

INHIBIT

RWD

RWS

DDA

Mon Jan 6 Clock did not advance at 2000 hrs.

loc 3700 had picked up bit 9

making 15777 instead of 14777

Octal load program had two bad locs:

loc 17532 was 24064 instead of 4564

17542 " 17542 " " 41562

FRI Jan 17 DCS AUTO OFF 3:00 clock

ZP 35441 P = 35441

XR 77776 A = 00001

AD 33441 III = 00000

II2 = 77777

Turn on = 59:53 III3 = 00001

loc 3700 WAS 15777 SHOULD BE 14777 PICKED UP BIT 9

Same as DEC 30, 1968, DEC 19, DEC 20, JAN 6

JAY had left outside door open and basement
got too cold (240°F)

Auto off
 ZR 35431
 XR 77776
 AD 35431

2/15/69 +4V margin set to NORMAL

3/14/ Door open auto off Des off

ZR 35431 9.10

XR 77776

AD 35431 Loc 115 dropped bit 9

3/14 Air ducted from Cab #3 & 4 to #2

Inlet air = 21°C 70°F $\Delta T = 5^\circ C$ with
 outlet air = 26°C 79°F machine not running

3/19 HLT off Seg slip off

ZR 20001 P = 20014

XR 77777 111 = 0

AD 20001 112 = 12525

113 = 25252

5 = 41077

= 4067

13 = 24064

2 = 13

3174

loc 3175

CURRENT = 1777

3176

13

Sun Mar 23 0900 home from Church

Clock says 2.0'clock (mor 7 hrs)

outlet temp = 30.5°C

HLT ZR 20001

XR 77777

5 3522

3174 3523

3 = 13

2 1716

1 4064

P=14 A=23530

S=41016

111 = 0

112 = 12525

113 = 25252

Wed

Auto + DCS off

ZR 75477

XR 77776

AD 75477

Temp = 30.5°C

DRIVE = 630

A = 12525

P = 15477

111 = 52525

112 = 12525 + 2

113 = 52525

FRI

DCS

P = 15477

A = 12525

111 = 25253

112 = 65252

113 = 25252

P = 15477

A = 1

INTERRUPTED AT (15432)

yet re-entered at 15475

111 25252

112 77777

113 0

4 = 15474

SAVA 533 = 1

SAVB 534 = 0

P = 15477

A = 25252

Prob (15422)

before 15423

INTERRUPTED AFTER 15414

yet reentered at 15475

111 = 25253 Lsh PAT

112 = 0

113 = 25252

4 = 15474

533 = 25252

534 = 0

P = 15477

A = 73174

111 = 0

112 12525

113 25252

4 = 15474

533 = 73174

534 = 0

INTERRUPTED AFTER

CONFID, yet re-entered

at 17575

SJP BIDENT
JMP LOCK

~~Lock~~

7054 ENA 4
14546 STA SAVENT
1 JMP BIDENT

DCS P = 15430

4 = 15421
A = 25251
533 = 25252
111 = 0
112 = 52525
113 = 25252
534 = 664
700 = 571

P = 15415

A = 12525
4 = 15407
533 = 52525
111 0
112 12525
113 25252
534 664
700 571

33517

INTERRUPTS 446 stored at loc 4

Mon 10:00 clock

ZR 35511

P = 15507

XR 77777

A = 20000

AD 7777

4 = 15446

111 = 20000

112 12525

113 25252

restarted OK at 15400

TUES 10:00 clock

ZR 35511

P = 35507

XR 77777

A = 16643

AD 35505

35515 4 = 15504

111 = 0

NORM PAT
prior to entering CONF

112 = 12525 PAT2

113 = 25252

restarted OK at 15400

(533) SAUA = 20000

(534) SAUB = 664

2 = 664

Appears that Bit 13 being picked up in low bay

→ drive reduced to 550 (34.5V)

(TEMPERATURE AT OUTLET = 33°C)

auto + DCS 2/5

XR 35467

ZR 77777

AD 77777

P = 35466

A = 00001

4 = 35432

Z = 0

534 = ~~00001~~ 533 = 00001

111 = 57777

112 = 40001

113 = 0

Attn was not recognized from Prog. KB because loc 661 was not 77777 or 00001, and check was not made for Attn.

SUN 4/13/69

DCS P = 35431

A = 377

111 = 25252

4 = 3547

112 = 77377

533 = 24

113 = 400

2 = 664

Fri 4/18/69 Bit 6 seems to be picking up
→ drive increased to 700

SAT 4/19/69

Bit 12 picked up in A P = 15415

111 = 5253

112 = 10000

113 = 25757

3 pm

auto + DCS off

XR	35511
ZR	77777
AO	77777

P = 15507

A = 20000

↑

→ Bit 13 picked up

restarted OK

111 = 0

112 = 12525

113 = 25252

533 = 0

4 = 15463

MON 1900 hrs

P = 15415

A = 10000

4 = 15415

→ BIT 12 picked up in A

111 25253

112 10000

113 25252

2 pm

auto + DCS

XR 35521

ZR 77777

AO 77777

P = 15517

A = 20000

4 = 15505

111 = 0

112 = 12525

113 = 5252

533 = 0

drop bit 13

4/26/69 Saturday

1. Found bad NDR GHM in slot 3S (Bit 13 of XR) would not stay set.
2. Lowered Drive to 550 so that the 663 would DCS OK. Bit 9 seemed to stay set to one when Drive was too high. Other locations were OK (drive later set to 650)

4/28/69

and - DCS off

ZR 35431

P = 15430

XR 77776

A = 40000 \Rightarrow 00000

AD 77777

A = 3541

533 = 0

111 = 25252

112 = 37777

113 = 0

→ DRIVE REDUCED TO 500 when bit 9 was dropped

ZR 15413

P = 15413

XR 77777

A = 13722

AD 77777

111 = 2412

112 = 13722

113 = 25252

Raise drive to 600

Turn on time = 55:30

Typical time = ~~00:15~~ 00:15

→ Cores were initialized by ENA from each core location to eliminate Halfset cores.

4/29 800 o'clock even.

→ Picking up bits in read loc: 15521
so drive reduced to 550 and cores
reinitialized by ENA.

4/30 0300 next morning

dropping bit ϵ_8 in ZR when continuously reading
loc 15521

→ reduced drive to 500 and cores were
then reinitialized by ENA prog.

4/30 0600 dropped bit 8 of loc 1540B which
caused it to look like HLT.

Loc 15403 was still 400 however,
so it pointed to data gotten outside memory.
Problem only occurs on getting for high
bay locations

→ Swapped FI-L cards for bit 5 & 6 / 7 & 8
in high bay

Lost bits 4 & 6 in A. with stop at 15414

111 = 25253

112 = 12405

113 = 25252

9:00 Am Apr 30

Seq Stop + HLT

XR 20000

P = 377

ZR 00000

4 = 35516

A-D 20000

533 = 0

534 = 664

B = 1

111 = 0

112 = 12525

NO BAD BITS IN BIDREG

113 = 25252

15403 = 0 instead of 400

→ Found bad unread NOR on X66 in slot 1E
which was causing Bit to be dropped from high bay.
This was replaced with new NOR element

→ DRIVE still set at 500

Apr 30 8:00

May 1

auto. Dec

B = 664

X 35511

A = 65252

Z 77776

111 = 0

AD 99177

(35511)

112 = 77777

113 = 1

533 = 65614

→ Drive increased to 600

0700'clock

STOP X = 26041 P = 3555
Z = 20000

dropped bit zero in getting
loc 3526 (Jmp 555)

P = 15431 111 = 25252
A = 0777 2 3777
3 0

Loc 15522 \rightarrow 15521 with = 12525

\rightarrow chopped bit 14

5/2/69

\rightarrow 2EB in Loc 5V replaced (\overline{UDB})

SUN 5/4/69

\rightarrow Drive reduced to 550

SUN 5/11/69 online was only 15 seconds 2 times this evening

1100'clock DES stop P = 15031

111 25252 A = 3777

112 3777

113 = 6

\rightarrow TIME corrected & core reinitialized by using EVA;

DCS Stop 8 o'clock

MAY 13 TUES

P = 15031

BIT 14

A = 37777

111 = 25252

112 = 37777

113 = 0

Machine was turned on for about
1 minute at 6:00

Loc 15522 seemed to not want BIT 14 set

MAY 20, ^{2100hrs.} DCS 15520

A = 0

111 = 0

A = 15517

112 = 12525

113 = 25252

2200 hrs.

533 = 0

Sun May 25 D 15465

A = 1

A = 15406

111 = 77777

533 = 65252

112 = 1

RESTARTED OK

113 = 0

2200 hrs. SUN STOP

Z = 20000

P = 504

111 = 77777

A = 15466

112 = 1

533 = 1

113 = 0

RESTARTED OK

auto - DC8 - Cold

ZR 75467
XR 77777
AD 77777 - light 75467

P = 15465

A = 1

4 = 717

Mon May 26. Added INITCORE To Shutdown routine
(Lsc 301-310)

seg skip + blt

ZR 20000

XR 00000

STOP P = 504

AD 20000

SKIPPED THE JMP at 503

A = 15466

111 77777

S₂₂ = 1

112 1

113 0

MAY 27 1969



RA-L card in memory bit 0/1 removed

15/16 put into 0/1 slot

card which previously was marked "drop" was Z

was put into 15/16

DRIVE LEFT AT 6.0

⇒ RA-L card in bit 2/3 still has brown capacitors
all others have porcelain caps.

Noticed that Locations 4470 through 4477
were disabled when the Keyboard Interp
Program was checked

Halt switches/drivers were checked using scope
at all connections of the decoder. Found
suspect in Pin 02 selector in slot B1 (φ7φφ)

→ card was replaced. Also noticed excessive
high $\frac{V}{R_{in}}$ signal on φp2φ selector during read.

SAT MAY 31 DCS P=15510 A=40000
A=15466 III=40000
533=1 III=12525
III=12525

7 o'clock

A=15413

P=15410

533=12525

III=25253

III=12525 = A

III=25252

Should have been 12

W.P. STAN

JUNE 1
MONITE

DCS

(15507)
(75507)

111 = 40000
112 = 25252
113 = 12525

A = 40000

END ADDITIVE carry was not
set when SIPA was created at
15503, but it was set when
EOR P was created at 15505

0200 hrs check, 10:00 AM
clock was correct at M. Davis

SUN NITE 10:00 Noticed that when -24
was reduced to low margin, the OD
program ran with no hesitations, but
at normal -24, it ran slowly.

- Left at low margin
- Opened window
- Reduced mem drive to 610

Tue. Morning Jan 5 Corina - OB. ...
ENA ... 16542 was picking up
bit D when loading A with 16550, this
caused '143 to be written on top of another
16551 (previously ENB)

This happened with Low-24 margin and
Cold temp (wind was gone.)

→ Cleared up when bootstrapped and -24
put to NORM.

TUES EVE

Loc 3721 had 15777 inst. 2 at 14777
Restarted with SYNC PROBE OUT

Bus - ZR 75437 P = 5464

XR 77777 A = 1

AD 77777 75437, III = 7777

II2 = 1

Restarted OK

II3 = 0

SAT 6/9/69 DCS

P = 15414

2300 hrs

A = 25252

Restarted OK.

III = 25253

II2 = 25252

II3 = 25252

Mon Jun 9

Loc 100 had ^(A) 20'clock what stuck
Aure had 50'clock (P)
Bit 14 was dropped also

	Should have Been	was	Error CONTACT
11 2'clock	61 ₃	61	
12	62		add 70 make 11'
1	1		CLR 62 make 20
2	2		
3	3		
4	4		
5	5		
6	6	43	
7	7		

Wed ZR 15417 auto 2.5 PS
 XR 77777
 AD 15417 77777

P = 00001 ← probably resulted
 from bad ship.

Restart OK
 (TEST 2)

111 = 12004
 112 = 17527
 113 = 25252

10000000
 101
 E 0 0 21

11:00
SAT MORN
JUNE 14

DCS

P = 35444

A = 4564

111 = 77777

112 = 77777

113 = 0

TEST 6

4 = 665

533 = 65523

Restarted OK

JUNE 14 12:00 STOP

P = (2)0012

A = 20001

TEST 2

111 = 0

112 = 12525

113 = 25252

IF loc 15522 became 15523 then it is possible that ZERO came out from branch loc.

Restarted OK

June 14 15:00 STOP

P = 0

111 25253 = 15523

112 37776

37777 = 0

TEST 2

113 25252

10 101 01 01 = 12525 = P112

10 101 01 01 = 20001

11 111 11 11 110

SYNOPSIS = PSH 225 location in loc 15412

OR RSH was not executed, but 1 more

pickup up of the bit in bit 0 could explain

43

JUNE 14 1700hrs STOP

ZR = 20001 P = 15460
111 = 77777
112 = 0
113 = 0

June 15 stop 1100P

ZR = 20000 111 = 00000
112 = 125252
113 = 25252

June 16 0300 DCS

→ CLOCK set low margin

June 17 0600 DCS P = 15485

A = 00001 111 = 77777
112 = 1
113 = 0 correct

→ Sometime between STA 113 at loc 15464
2d JAZ + 2 at loc 15465
the Accum picked up bit zero

July 4, 1969 Found that gate for loading of 3-4 of Triplex
was vibration sensitive, so it was replaced.

→ +24V bus was P.S. has variable not now
it is set to 24V (had been 26V)

while printing out on K17001, Made word DCS

P = 15512

111 = 0

A = 0

112 = 12525

113 = 25252

533 = 0

4 = 15500

→ Looks like interrupted program returned to P+1 instead of P

SUN Night 11:00 July 6

did not sustain start at 11:00

P = 57777

4 = 35523

A = 0

533 = 0

111 = 0

100 = 60525

112 = 12525

Restarted OK

113 = 25252

SUN Mon July 13 Clock did not inc past 0300 hrs.

P = 0032

4 = 410

111 = 0

533 = 0

112 = 10400

Wall block was out, and Echo

113 = 2(1252

was cold

dropped bit 11

many locations were clobbered. in SYNC (400 →)

→ restarted without SYNC plugged in

Mon Morning July 14 4:40 (clock reads 4:40)

STOP Z = 24031 111 1
X = 3476 112 7777
P = 15436 113 0

Restarted OK

4 15416
533 0

SYNC NOT RUNNING

Mon Aft July 14 at 5:00 clock

STOP Z = 20300 111 7777
X = 0 112 7777
P = 213 113 0

clock = 2:00

100 = 42376

→ Reinitialized core. 2d restarted

Mon Ele STOP Time = 7:00 clock

Z = 20025 111 = 77777
X = 09020 112 = 0
P = 15461 113 = 0

SINCE SER STEP WAS BEING SET ACCORDING TO TD

→ core was repaired (output 13)

auto W 3 33

ZR	75437		111 = 77777
XR	77777		112 = 1
AD	75437 - 77777		113 = 0

P = 75463 (15463)

A = 1

→ CLOCK SLOW MARGIN

ZR	35431	
XR	77776	
AD	35431 (77777)	

Tues July 15 10:00 HLT

Z = 156	111 = 52525
X = 312	112 = 65252
P = 15410	113 = 25252

→ SLOW CLOCK & LOW PSN

Wed EVE July 16



Grounded temporarily AR14 which
 may be clearing TR during F seq.
 Clock 2d PSN NORM

Seg. Stop - auto off

ZR 20000
XR 00000
AD 20000

July 18 HLT

ZR = 20276

P = 15404

XR = 20000

15404 = 14112

A = 0

Loc 276 = 20000

111 52525

112 12525

113 25252

→ GMM in Loc 6F replaced - the clock was stopping with step 1, 2, 3 on when clock was fast merged

12:15 Seg. Stop + HLT - off temp 30.6 degrees

ZR 20000

XR 77777

AD 20000

111 7777

112 7777

113 0

P = 56

56 = 0

restored OK

→ Proc TR signal done with CRT refresh cycle temp
disorder by grounding OG26 & OG28

STOP ~~July 21, 1969~~ 2900 hrs.

~~Z = 20000~~

~~X = 47525 (Warm stop)~~

"ON" switch left ON
at 1900 hrs.

Tues July 22, 1969. Programs were re-initialized
Jumper removed from the CLR TR gate installed on July 16
so that INTERRUPTS could work. Disabling Jumper
on transfer K cont → TR for CRT refresh still there.
Temperature = 23°C

Thurs

ZR 0030

XR 15454

AD 35501

com + and stop off

For none in clock

31

P = 15454

Restarted OK

100 = 11° clock

Fri.

AUTO - DCS off

ZR 30001

XR 15404

AD 35405

P = 15404

A = 65252

111 = 52525

112 = 65252

113 = 25252

AR 4m

ZR 35441

seg. PFE on

XR 77776

clock all fine on

AD 77777 (35441)

MON AUG 11, 1969

INTERMITTENTLY IGNORING INPUT FROM PKB

cause - shift instruction dropping bit 4

solutn - set pin 20 on XGB in slot 4D and then covered it with conductive paste

Tues Aug 12, 1969

→ XGB in slot 4D replaced since problem still not
can be fixed.

Wed Aug 13 1969 XGC in Slot 11V has bad element
output pin 26, replaced with an XGC
which had been removed from 4R on 1/29/68

SUN AUG 17 1969 Returned home after being
away 48 hours.

1. DRIVE (37V) in memory for 30 minutes then
come up to 36 volts from 30v.
2. Bit 10 of X reg would not stay set
to "1" unless 5 or 6 other bits were
also set.

After making up trouble disappeared

(Found Solder blob on pins 24-25 of 2V on 2/30/63)

Sept 1 Black Spine GHA in slot 2V replaced
Clocks had been hang up in 10:00 and
not incrementing. Pwds set to 1606 at
8:00 1606

1564

22 = 18 hours. is too long

Accepted that some of the loc. between 1564
and 1606 were valid instructions.

10000	00000							
				10:00	11	12	1	2
01560	00000	00000	00000	00000	00000	00000	00000	00000
01570	02000	02000	02000	02000	02000	02000	02000	02000
01600	00000	00000	00000	00000	00000	35432	00000	00000
	3	4	5	6	7	8 → 8:00		
1600	1	2	3	4	5	6		

Loc 1570 - 1600 are now cleared.

loc 1605 is cleared

SENT 3 - CLEANING AND OILED BLOWER IN #4
CAB. MTD IT BACK WITH ONLY 2
SCREWS SO THAT IT WILL BE
EASY TO TAKE OUT NEXT TIME.
OIL HOLES SHOULD BE ON TOP.

WIRED IN THE ECO WORD 32, BASI-12
to the TB2 of the Terminal Cabinet 37

Sept 9 - 0600 hours.

1. At 0555 hrs. printer came on for only 10 seconds.
2. Temp in Thermometer = 23°C 6' above floor
3. Loc 400-410 were clobbered
4. loc 100 was calling for 9:00 PM (this explains why the clocks had gone to 10:00 after an insolia increment on cold mornings before.
5. Also loc at 10400-10410 were clobbered.

10400 = 43

SHD HAVE BEEN
77

1 = 4000 14533

2 = 1000 11000

3 = 2041 12461

4 = 7020 7020

5 = 4000 14555

6 = 1000 1504

7 = 4000 7010

10 = 1001 1521

11 = 3010 3010

6. Prog printer motor came on when first restart was attempted after the 10 sec auto-run.
7. Temp came up to 25°C since console fans were started, and North window was closed.
8. Liu soon determined was set on 62°F Furher was not running.

03500	03521	07017	10040	07475	10010	07017	10040	07377
03510	14514	07020	14377	41500	00000	00743	07115	14117
03520	05500	01500	01523	00743	07030	10060	01555	11020
03530	12531	01521	14537	07115	14116	10070	41523	54125
03540	07047	52765	11020	16762	13677	11020	16763	13701
03550	11020	16764	13571	41766	03523	00000	07100	17760
03560	16761	14100	10031	00000	07100	17760	16757	14100
03570	10031	01526	07554	45015	41015	41766	00000	63577
03700	14777	41766	07777	13704	41766	07100	15756	14100
03710	17775	16776	13722	07100	16773	17774	13727	01742
03720	10031	14777	41766	07100	17772	15771	14100	01717
03730	07100	17772	15756	01724	07754	14005	45755	63777
03740	07753	14005	01571	07100	17760	16757	01717	17000
03750	00000	00000	00000	41077	41004	17000	01000	00376
03760	77000	00525	66300	00000	40025	17412	00740	52525
03770	12525	20000	60777	20000	37000	17000	12000	05376

Dumped 9/9/69 after 2nd restart

Sep 16, 1969

Stopped mysteriously in INST step
P = 507 (JAZ instruction)
Restarted OK at 504

Seq step HLT off
ZR 40000
XR 44325 JAZ PUSHED BUTTONS ON CR3
AD 04523 AFTER MACH STOPPED, BEFORE
POWER WAS SWITCHED OFF

Thurs Sep 18, 1969

At 0600, the clocks said 0100, the last time
displayed after turned off at KITECON. No
restarts had occurred during night.

Seq. step on
ZR 00777
XR 13777
AD 13777
TR 67777 all instructions on

P = 571

NOT good, bids in bid tape
Restarted OK at 3563

Sat Morning

Was tuned on by CKB, machine went into
tight loop 446-450 Loc 4 had 445
which looked like reality

Monday, Sept 22, Replaced XGE module in
location 75 to prevent loop at loc 450
(the first location after clearing int lock
in the exec program)
Duy should be inhibiting interrupts per
the logic diag. (7518 has wire)

SAME TROUBLE, 75 orig put back
→ 7M replaced

ZR	00000	HLT	off	CKB was used
XR	00000	E	on	after computer had
AD	00000			<u>stopped</u>

	HLT off		
ZR	20000	P = 463	(462 OK)
XR	77777	Loc 541 =	2715
AD	20000	Prev bit in table was	2600

Loc 463 was cleared to zero, when it was
corrected, machine started OK at 3540.

Sep 29, Monday 0300 hrs.

Seq E IR = 1 INSTR = JMP

SEQ STEP SK = 1

ZR = 473

XR = 441

P = 473

Loc 473 = 1445

Loc 4 = 3551

Restarted at Loc 473 OK

NO core locate in excess clipboard

→ Looks like SEQ STEP came on
incidentally during JMP

Sep 29 0700

Came on OK at 0655 hrs.

SEQ F IR = 1 INSTR = JMP

INST STEP SK = 0

ZR = 1

XR = 445

TR = 446

AP = 446

P = 446

→ STARTED OK AT 444 Similar to slave job

00577

auto off

00447

01777

Loc 5A1 = 445

Started at Loc 3540 OK

Sept 30 Tues 0200 hrs

Stopped with INST STEP SEQ = F

IR = DCS (4)

P = 531

Restarted ^{Loc} OK at 530

→ { GAH in 6T } repaired to solve the
 { XGA in 5C } INST STEP - SEQ STEP prob
 TO BE REPAIRED

Sept 30

40577

40447

41377

P = 451

5A1 = 445

→ GAH in 5H replaced

{ NEXT TRY GAH in 5E }

{ PROB OK 1-20-75 }

OCT 5 P = 450 541 = 445

Loop with 4 = 3312

OCT 6 20000 HLT - Seg. off
05100
25100

00000 no' by HLT off

10000

10000

541 = 2716
4 = 2716 ←

OCT 8 Replaced GHH in SE to prevent
locked state, cleared promoter,
1. Put RC suppression on TV static changer to
prevent hazard
2. changed TV program so that it is on by Bode

Oct 9 Step P = 447
 4 = 445 = 541

OCT 10 P = 717
 4 = 717
 541 = 657

OCT 11 SATURDAY - Added extra brace to TV antenna mount
 added Shutter to exhaust fan in back
 of computer in basement wall

→ swapped XKA in Slot 11F to
 correct the false clear button
 "KEEP GO" signal

	Seq	Step	#	HLT	off	LOVE YOU OK
ZR		20000				
XR		11527				
AD		31527				

OCT 14 STOPPED P = 446
 4 & 541 = 445

PROB OK 1-20-73

→ XGF IN SLOT 11E SWAPPED

Oct 17 Loop 4 = 445
541 = 445

Oct 17 loop 4 = 571
541 = 571

Loop 4 = 717
541 = 657

Looks like TR may be inadvertently be set to 4,
→ 5R replaced
(to be replaced NEXT OH, OK event)

Loop 541 = 657

Oct 19 LOOP 447, 450, 467, 446

541 = 4 = 466

Oct 22 Fall in OSEA stopped. PUMP shut down
PUMP. It was re-labeled with DYN
CORNING 200 FLUID DIMETHYLPOYSILOXANE
AND RE-INSTALLED

DYNACOL Infy Inc
West Hurley, NY.
1103 C-339

157 1000 RPM

→ CIRCULATION FAN IN CAB4 REPLACED BY
DUAL ROTIFAN SAUCER FAN ASSEMBLY WIRED
SO THAT EACH FAN GETS 60 Volts WHEN
POWERED BY 120 VAC. Plug at rear of
Assembly supplies 120 Volts.

→ Filter in CAB4 was very dirty, so it
was cleaned and reinstalled. THIS
FILTER SHOULD BE CLEANED ONCE
A MONTH

OCT 25 - Clock did not increment - bc 3700 picked
up bit 9

→ Air flow barrier installed in cabinet 2
to keep sudden air temp change from
affecting memory

Seq. Stop Halt off

ZR 0000
XR 11527
AD 11527

YR 000
ZR 11527
AD 11527

Nov 12 0530 hrs hangup loop 445
interrupted during interrupt program

00777 *Auto off*
00777
01777

Nov 14 40000 INTERRUPTED AT 571
11527 loc 4 = 451 = 571
51527

Nov 21 Sync program loc 4 = 571
541 = 571

Nov 21 noticed clock was wrong
loc 3700, 3721, 3745 had picked up
Bit 9.

Restored OK after correction
Drive restored to 550

Nov 22

Drive set up to 550
Picked up one in Bit 9 in loc 3700 at 3721
Drive restored to 550

Nov 24 DALLMEYER - CLOSE 5:30
ADMITTED AT 100
BIDDEN TABLE WAS FULL OF BIDS FOR
3200
IDLE BAIT (604) WAS PLACED IN TABLE AND
MATH REVERSED OK.

While inputting through program, Sync not
ACC hangup (loc 4 = 641) occurred
repeated at loc 35400
Also loc 541 = 641

Nov 24 00171
00657
00177 *Sync stop off*

Nov 24

loc 4 & 541 = 655

p = 450



Sense amp for bit 9 was replaced

Nov 26

no lights on HLT off
Would not turn off. long holding ✓
down operator's

Nov 29

2 PM TURNED ON OK

HLT ZR = 0

XR = 26007

P = 1064

A = 665

• current P = 3523

Restarted OK at 3540

TV wouldn't change channels or turn off

cause - bit 9 was set in POZER - (loc 20)

Nov 30

1 AM Machine didn't turn off

P = 1401

loc 20 = 01000

contacts on RI-6 card for bit 9 look dirty



Conductive epoxy applied to card contacts

Z, 4, 5 in position for bit 9, of previous

card replaced on 11/24/69

Nov 30

1 PM Machine had times on at 11:00

and not turned off. Typewriter motor was

running and case was hot. Pulled plug
to allow motor and frame to cool down.

Restarted at 3540 OK.

Dec 1 00777 HLT 98
60777
01777

DEC 4 03777 loc 3546 picked up bit 9
23777 command was changed to
37777 EDR ZERO
so that fewer "1" in word

DEC 5 40053
00076
10151

loc 4 = 447 (interrupted)
B = 41002
P = 41004
No. BIDS

Dec 8 HLT Picked up bit 9 and went to 1664
77777
77777
77777

Dec 8 set the thermostat inside men lab for 80°F

Dec 13 1. Replaced FF-L card in Memory bit 4⁵ because it was sensitive to rapping with screwdriver handle.

2. Replaced XKA in loc 6L because \overline{OUT} was intermittent

THIS CAUSED OUT SEQUENCE TO BE SKIPPED

3. Repaired printer control logic in Kitcom NOR 6J was replaced. \overline{ISR} was not being received

→ DRIVE REDUCED TO 5.0

Bit 7 dropped at 9:00

→ Reinitialized and restarted

Dec 20 Picked up bit 5 in loc 3764

→ Reduced drive to 4.50

Dec 21

Replaced bit 5 in loc 3764
Added Volt & current to Unit A

10577 auto off -
00447
41577

00777
77777
01777

ZR- 00000
11527
11525

00575
01077
01777

00000
00000

000377

20010
00000
20014

20010
00000
20014

Seq stop off

SEQUENCE LITE ON

INSTRUCTION HLT OFF

IR all off | 0000 | ON

ZR off

XR 21527

(NORMAL P = 3563)

20477
20447
21577

20477
00447
21577

SAT MAR 21, 1970

Bit 12 Sense Amp (Label'd All) drops 2 bit 12 in loc 72:
when cycled rapidly. When sense amp card
was moved to Bit loc 10, it dropped
Bit 10 in loc 660

Cards (Sense Amp) are sensitive to +4V margin
Some pick up with increase by 5%
others drop " decreases " "

bit 10 dropped in loc

3224

3204

3260

660

Did not change to 2

00477

00447

01577

00577

00577

01777

Following locations cannot store a '0'
in bit 9 if all other bits are 0

0020

0120

0220

0320

0620

1020

Sat April 11, 1970

Some execs were clobbered in core memory during the
checkout of new sense amp card. Found that
disturbance in Bit 9 worse than anywhere else.
Change 35.7 ohm sense offset res. to 65.8 ohms.
Runs OK. Restored the check program to core
in at T+55 minutes and run till 10 secs after hour.
Bit 9 was coming ON^{in P} when all other bits were off,
otherwise, it was OK

SAT APR 18, 1970

Checked out newest version of the sense amp in
the Ampex memory. Works OK. +6V margin
switch still causes Bit 9 to come on. New
SK ~~4110-1~~ is in loc 1-1 Bit 3 + 5
4110-1

Resistors used ^{on SK4170-1} were

24.3K Ω (3 per dual sense amp card)

75 Ω

511 carbon

IN3016B Zener

711 Sense Amps

944 with pull up resist = 2K

MAY 11, Monday.

1. Found that memory loc from 400_g to 3000_g had been shifted down by one location, and that bit 9 was usually missing. wrote short program to relocate this block up by one location. Entire Block must now be checked for Bit 9 omissions.
2. Replaced sense amp for Bit 10 with new type sense amp card, since it was being dropped in location 465 (all other locations around there could accept a "one" in bit 10)

June 7

swapped R/W Driver card for address bits 42 & 3
loc 20_g seems to be picking up a false ONE even though it is not addressed. It appears to be half set until data is read into a few times.

ZR 00000
XR 07366
AD 07366

Sig. Step - off

June 20, Sat 1970

Took blower motor apart (cab 4) and
cleaned it, oiled with silicone oil and
Teletype oil.

Last cleaned in October 1969 (3 months
ago. (Blower should be cleaned every
6 months.)

Used Dow-Corning 200 fluid in both bearings
after cleaning thoroughly with Degreaser to remove
hard dry grease deposit.

ZR 20000
20366
40366

after Prob Sig. Step - all lights a bit on
before

ZR 20724 ENG
XR 00000
AD 20724

Mon July 13, 1970 installed new Blower in
#4 cabinet. Should be oiled with #20 ASE
oil on New Year's Day

Sun Oct 25, 1970 cleaned blower filter in cab #4

Mon Nov 9, 1970 Bit 14 dropped in loc 5
∴ Jmp L to loc 16 became Jmp to 16

MON MAR 22 1971 Mach did not start at 0800 PM because
the contacts of X relay (⊙ BF silver contacts)
in power control panel were not making contact.
After recycling relay several times, -12V was
switched thru to logic. Symptoms were that
ZEB drivers were not holding transfer buses to -logic
"1" and all register lights were on at the
maintenance panel.

Bit 14 was set in loc 100 which caused
alarm not to go off this morning

Tue MAR 23

CLEANED Relay XI contacts with emery paper and
doped them with conductive epoxy grease
to preserve good contact on (-)12 and (-)24 VOLT
power to CPU

April 3, 1971

Present locations used in block 400 - 777 which must be relocated before new exec can be put in that block

740 - 744

665 - 667

755 - 756

April 15, 1971

2000 hours

Machine didn't turn off automatically at 3:00:20

1. the Z register bit 14 appeared to not stay set when manually loading a "1" into memory
2. The same trouble appeared on the high addresses of memory, so, memory itself not at fault.
3. Ran the ENA, DCS, Jmp loop to insure no half-set cores. (prog would not stop at end of DCS loop)
4. Bit 14 still could not be set in Z
5. Ran program in manual clock, bit 14 seemed to be set ok on slow transfers.
6. Ran program on normal clock, and it worked ok. (stopped at end of DCS loop)
7. Looks like DCS check for all ones in Z register failed because Bit 14 was not being set
8. Restarted exec and found no loc were destroyed by ENA loop prog, therefore, the normal MEM → CPU

transmission was OK. The trouble with Bit 14 must have been in the Z register flip-flop or in the gates to Z register.

this cause would explain several recent problems with Bit 14.

1. Failure to clear bit 14 with EDR at Midnit in the time increment prog.
2. Failure of JAZ instruction switch.

April 16, 1971

Same problem with Bit 14 as on April 15 changed XGF card (input gate) in slot 2F and trouble disappeared. Bit 14 could not be set when the original XGF card was placed in slot 2F. Card will be repaired (output = 30 bad)

April 29, 1971

Made repairs to +6 Volt power supply in Core Memory Voltage now about 4.6 Volts (R33 was jumpered out in control panel to permit Relay for +6V in sequence to pick up) Running with modified RA (read amp) cards in slots for bits 0, 1, 2, 3.

Finished 13 more modified RA boards for further addition on a one for one basis

Noticed that bit 14 in lower half core is dropped when temperature (61)

CORE NOW
RUNS UNDER
ALL MARGIN
SWITCH OPERATIONS

MAY 24, 1971

Bit 14 still is being dropped in Z register when in Man Lock
ENA. The "repaired NDR" was replaced on ^{the} Apr 16, 1971 repaired
board and re-installed into slot ZF.

RA cards for Bits 8, 9, 10, 11 in lower stack
were replaced by modified cards with IC sense amps
installed.

MAY 25, 1971

Bit 14 still being dropped in Z register. As before
XGF card in slot ZE was repaired by replacing
NDR gate associated with bit 14 (output # 30)

May 26

Machine stopped at 11:00 this morn.
Card in slot ZC is sensitive to vibration
and it was replaced

MAY 27 1971

Added 3 more rebuilt RA cards to memory.
The cards now in slots BB and CB will
be the two extra spares since they have
wire jumper corrections.

MAY 29 1971

Put Transmittance sensor in position in South wall of Room
per 6 nylon screws into Neoprene mat to ensure it doesn't stick

JUNE 10

AND & EDR loc at 3557 Are not
executed correctly, ADD is OK

Program can be cleared at 3515, and run to
stop at 3560, answer correct in Accumulator,
but if machine is allowed to run to complete,
then Accum = 61000 instead of 17000

June 12

- 1) Sequence hanging up in Step 0
- 2) Core was cleared except for loc 3700-3777
- 3) Clock prog was loaded into 3700-3777

June 13 Bit 6 of word 31 cannot be set. (Relay latch OK)
trouble probably with bit driver

July 14 Stopped at 2:00 AM

XR = 25643

Seq step, E

P = 3752

IR = 0, HLT

Halted without output time and turnoff to CCO

July 27

0100 hrs - stopped in HLT, P = 3640

resumed at 3740, machine is close enough,
no trouble occurred at time of interest,
after interest, resumed OK.

Aug 3, 1971

Bit 5 of TR was getting cleared randomly
and causing among other things STA 3767
to become STA 3727.

→ Boards in slots OG and OH associated
with K counter interface were removed to
see if this problem caused by them randomly
setting or clearing bits of TR.

Cards OG and OH were very dirty —
contacts were BLACK.

AUG 3, 1971 (0700hrs)

same problem as before, bit 5 was dropped in TR
causing loc 3727 and 3767 to be destroyed

→ GDH in slot 1P was changed out with BRCC spare

noticed that bit 0 of TR was being pulled up in Low
level of core only.

→ swapped data gates from DA → DB, no effect

→ Replaced RA-L card in memory, bit 0+1, OK now

Aug 21, 1971 Mach stopped at 2000hrs.

Auto, P IB IIII
17 = AND

ZR = 77777

XR = 77777

TR = 5100

P = 0

A = 66230

Saw no-soldered contacts in Memory READ Amt, repaired & reinserted.
Sept 6 Noticed that slight touch on START control handle caused the
mach to stop. Bad contacts were burnished and contact
copy was applied to them. This sort of stop could
explain intermitted stops and loss of time noticed earlier.

Sept 11, 1971 Replaced the Silver contact switches on Maintenance
panel with Push Button/Mercury Wetted Relays.
The TEC push buttons have Gold over nickel contacts,
and the two indicators are LED (Light emitting
diodes) this will be a good test of these switches.

Sept 12 1971

Stopped at 1700 hrs. HLT OV

ZR 20000

P = 00001

XR 17776

bcf = 0

AD 37776

Restarted OK at 3733

Repaired all Card handles, lowered PSL, PSP MARGINS
No failure

Program Memory error and found that Bit 8 FF-L 65

IN Slot 13 of DATA CAGE (Bottom cage in 2nd cab.)
was sensitive to RAPPING, find edge, changed cond with spare
Same problem, so the Socket must be defective,

Sept 20, 1971

Shipped with P=1. restarted OK. at 3733

Oct 1 1971

Machine stopped in A sequence with step "0" on
2: 1 through 5 off. for about 5 seconds and
then proceeded

Oct 6 1971

Changed out G44 in loc 6D to try fix of Oct 1, 1971
observation. Cond in loc 6D controls seq. step 1

Garage door left open - Loc 3714 picked up bit 9

Clock did not roll over to 1:00 after midnight

Noticed that bit 9 would come up in loc 3714

Whenever loc 3767 with bit 9 set was accessed

→ Lowered drive from 6.00 to 5.00

Truck disappears

Oct 17, 1971

Stopped with dropped bits in P.

1. Lowered INH to 4.5 for 5.0
2. Grounded the pins 4R14, 0G26, 0G28 to prevent TR from being cleared by logic no longer needed (Interrupt d CRT)

Oct 21, 1971

Grounded pin 0H26 (MEM TRIG of CRT buffer) to prevent Prog Counter from getting mis set.

Oct 23, 1971

Raised INHIBIT back up to 5.0

Lowered +24V margin to 50%

-24 margin to 20 volts.

Changed out G4H in Loc 6D

Changed out G4H in Loc 5R

OCT 20, 1971 Wed.

Replaced fusible on G4H (Skt 5R) and replaced.

Replaced another G4H to provide two Black band spares.

OCT 27, 1971

Stopped at 2300 hrs loc 3610 cleared to 0000

Should have been \approx 41612

→ Clock slowed

OCT. 27

Original GAH replaced back into slot 6D
CLOCK NORMAL SPEED

OCT 27

Stopped P = 3375
loc 13 = 73536

Stopped P = 66274

Stopped P = 04054
loc 13 = 77323

Replac^{ed}
11/8 Loc 5P (GAH) swapped with Black spare
After 20 hrs. Loc 13 = 77462

loc 5T (GDH) swapped with SPARE
4L (GDH) swapped with Black spare

Replac^{ed}
11/8/77

Stopped because Loc 1 was executed
loc 4V (GHH) swapped with Black spare

Replac^{ed}
11/8/77

Stopped because loc 1 was executed
loc 3F (GDH) swapped

Stopped because loc 1 was executed

Loc 5R (GHH) Swapped

output 5R10. Suspected it causing TRB-13
to be cleared when it should not be

Loc 3733 contained 3733 instead of 1724

Preceding inst was 15765

BIP

OCT 30 1971

Stopped on INITIAL TURNON AT 21665

Should have been was

3735

3214

6373

3755

3214

3753

3763

3753

3214

3735

3756

1

NOV 7, 1971 MACHINE HAS BEEN DISABLED FOR ONE WEEK.

→ Modified the power supply in memory (-37V)
to reduce the chance for its oscillating. (lowered loop
gain) Add 2.7 K resistor between collector of Q5.
and base of Q4 on scheme 11627

MACHINE RESTARTED WITHOUT PROBLEM

NOV 8 Steps at Loc 0

Replaced spare cards previously changed
on 10/27

	Stopped with	P = 4054	
	"	" P = 3634	Loc 13 = 77740
A = 40101		P 3644	" 77773
		3146	77374
		3610	
		1644	
		1645	
		4205	
		7570	
		44521	
		44522	
		45211	
		45211	
		23011	
		45322	
		45472	
		5625	
		40000	
		40301	76265
# 1	66244	B = 66244	77775
		6 5527	
		<u>6 6244</u>	
# 2	17776	0	77775
	0	0	77775
			10041
# 3	37000	0	77354
			14322

3735 → 1

3736 → 1

Nov 10, 1971

3R & 3K swapped out with good spares

Stopped #1 looks like instrct: was INDEXED

110 110 010 100 100 (B)

0 ← 111 111 010 110 010 ← 1 (P)

110 101 101 010 111

stop #2 drive decreased to 5.5

→ { Δm (GDH) & 4V (GHH) swapped
drive set back to 6.0

#13 output noted marginal spec
(35 μsec)

	B	P	13
Stop	26046	25726	77760

AND failed to give right answer 77000 + 00377

lower half of AD was 377 28 upper was 77

Stop #3

Changed 2EB in slot 5M (AND)

2252 contents 10040

Test program

Loc 310 = compare word

beg = 301

B contains address where compare word was found.

A = 0000 P = 777 011 B = 0

Following Loc contains 77700:

4055 = (DKBCHR)

NO Loc contains 77701

Looks like TR not being cleared at end of E seq.

ST (GDH) replaced

SS (GHH) "

NO AND, EDR, ADD, STA (no space for XKA
in Loc 6L

Resealed card into connector, trouble disappeared

A = 37000

P = 65441

B = 0

Nov 12, 1971

Reduced -24 to low margin

TURNED OFF MACH

DEC 2 1971 - TURNED MACH BACK ON

DEC 8 1971 - STOPPED AT 0400 hrs, with ^{HR} clock
E SCLQ MBT INCREMENTED

ZR = 40000

KR = 40003

AD = 00004

P = 40005

B = 43761

I = jmp to 7

All other lamps out

DEDTIME LOC (4060) = 11571

LOC 13 = 77725 (set back to 77776)

Restarted at 3733 OK

Dec 11 Adder is OK at all clock speeds, but...
the following program doesn't decrement properly

ENA, I, 2

DCS 2

JMP - 2

HLT

JMP - 4

stat ^{over} dec. _{one}

1 1 1 1 1

NO apparent decrement from bit 8 to 9
at fast and normal clock

Dec 12, 1971

IR decode had intermittent loss of upper group of inst.
(outputs 10) Replaced card 45 (output #2 intermittently open)
with spare. plan to repair old 45 card by replacing
NOR 22 then replacing board into computer.
Repaired 22 replaced on Dec 12, 1971

Also caught the machine hanging up in E 22 P
Seq with Clock phase 0 on 22 1, 2, 3, 4 & 5 off

Dec 14, 1971

Problem with machine jumping to loc called out by
C (Accumulator) still present.

→ Repaired Power NOR XDA card (NOR 25 output)

→ Sequence hanging up semi-solid in step 0,
replaced GAT seq advance slot 6D with spare.
outputs 20 & 26 suspect

Dec 16, 1971

Bit 14 being dropped in some words, so mem or in inc to 65

DEC 18 NEW INTERMITTENT, NO MEM LOC MESSED UP,
 Program seems to skip interrupts (Bit 14 on chan)

Variables: most sens.	Clock	Slow normal	fast
least sensitive ←	24V	low	High
medium	+ 24V	HIGH	low

WORKS
NO WORKS

Accumulator does not get stored in ADD (Seq E-10,11)
 in following program:

```
ADD 300      loc 300 = 00001
JMP -1
```

when worst conditions were set, lights on Markize
 panel showed that Accum was not being incremented

```
DCS 3      works ok, so Trig ff
JMP -1      2d mem address gates are OK
```

```
LSH
JMP -1      doesn't work under worst
            case and, 2d it has
            2 double width set TIP=3
            in the execute seq.
```

→ INSTEAD OF STORING ADDER INTO Accum (loc3)
 data is being stored into loc 2 (B register)
 ∴ Bit 0 of TR is not being set all the time
 in step 9 of the E seq used for commands
 which store into Accumulator

12/18/71 Continued

→ Found bad GDH in slot 1R which
was sensitive to power supply and clock margin.
NOR output 29 bad

12/26/71

STOPPED AT 0900 HRS SEQ STOP Clock = 20000
TR = 0 SEQ = E
ZR = 20000
XR = 00100 P = 00101
O = 1

Restarted OK at 3733

1/2/72 0600 HRS Garage door was left open, bit 10
was picked up at loc 3612 which caused
machine to jump to OCTAL dump continually for
MONITOR. Fixed up loc 3612 and location
in clock prog. which also picked up BIT 10 (00000000).

Restarted OK at 3733

1/2/72 GDH in loc 5G replaced since symptoms
point to JAZ NOT DETECTION A ONE IN BIT 2 or 3
IGNORE ABOVE SYMPTOMS, 5G put back since
it was determined that LC char was being transmitted
by typer logic into CHAN 10 as zero

1/3/72 BIT 11 of Treg was coming on intermittently
→ GDH in loc 1M was replaced.

Symptoms point to BIT 11 NOT getting cleared
during ENA last half when TR is set = 3
→ XGF in loc 1J was replaced

2/6/72

→ XGF in loc 1J was replaced because bit 12 was
not being gated from bus into TR during ADDER → BUS → TR
transfer in step T11 & T12 of Sequence P.

Noticed that decrement instruction does not work
for small locations like B. Works OK for
loc 377. Following program was used for test:

10	DCS	T	When T=2, borrow seems to
12	JMP	-1	not progress between bits 7 & 8
			When T=377 DCS works
			fine

Cannot explain the above observation

2/7/72

XGF put into loc 1J by 2/6/72 had intermittent bad bit 10
→ New XGF put into loc 1J

March 18, 1972

Setting of memory drive was at 7.0 and bit 10 was being grown in several locations.

Loc 6060 had picked up bit 10
610P " " " " "

March 22/23 1972 Midnite

Bit 14 in both upper & lower bays was not coming on in Z when doing Locked ENA. Suspected bit 14 output gate of address (card XGB in slot 4C) swapped with card in slot 4D and Bit 14 worked ok. Soldering on Bit 14 NOR of 4C looked marginal. Heated up the pins on circuit side with soldering gun and replaced the original 4C card back in slot 4C. Res OK, restarted OK

MAY 10, 1972 Clocks did not advance after 2:00 PM

6.[a3700.4000.[c]d 16776 bit 9 picked up

03700	14777	01733	07777	13704	01733	07767	15765	14767
03710	17775	7776	13722	07767	16773	17774	13727	07367
03720	10031	14777	01733	07767	17772	15771	14767	01717
03730	07767	17772	15765	01724	11020	16762	13677	11020
03740	16763	13701	10070	01600	01667	07767	17766	16761
03750	14767	10031	00000	07767	17766	16764	14767	10031
03760	01733	00526	66330	02000	00376	01000	77000	42376
03770	77777	20000	60777	23000	37000	17000	12000	00000

Resist cold, lowered drive to 5.00

00000 bit 10 picked up

June 4, 1972 Replaced GDH in loc 1M to fix bit 11 of
Treg which was occasionally being left on during
the CLR TReg 8-12 time.

June 13 Turned ECHO on after being off for 2 days.
Found that bit 10 in lower bay of core was
coming up "1". Moved RA (read amp) card to
bit 12, 13 in high bay of core. Trouble moved
with card. Replaced RA card in bit 12, 13 of
high bay with spare which says "bit 0 comes up 1
sometimes". Runs OK

June 28, 1972

Tried to start machine after being off for 3 days.
Found that -37 volt power supply in memory
was only 30 volts. Changed 2.7K series
resistor in base of Q4 circuit to 1.5K. Works OK
now

June 29, 1972 Stopped at 0300 hrs.

Seq F, I & E are ON

P = 000001

Chuk all off

Loc 1 = 0

AUTO mode

IR = 7 Inst decode = ENA



TR & XR = 00000

ZR = 77777

AD = 00000

July 3, 1972

Since the -37 volt P.S. in memory system seems to oscillate when first turned on after being left off for several days, I decided to replace the regulator circuit. It was originally made of discrete components. The new regulator is a $\mu A723$. The 10 turn drive adj pot and Thermistor were rewired as shown below to provide control range of 32 - 37 volts. Drive voltage was set to 34 volts with dial setting of 7.5



AUG 7, 1972 - back from vacation trip to Washington

Bit 12 of Register would not stay set to one
GDH in slot 1M was replaced, either output 15 or 29
is bad.

Power supply in memory came on fire after being
off for 25 days.

NOV 11, 1972 No Hardware failures. corrected Logic error in B seq
by adding reset to XR₁₄ from B seq. to keep
from adding an end-around carry into effective address

NOV 22, 1972 Picked up bit 9 in loc 3740, 3700, 3711, 360-
because garage door was left open and basement
got cold. Restarted OK. Drive^{dial} still set at 7.5

NOV 23, 1972 Seems to occasionally get into a tight loop within
the 3734-40 area and does not jump to check the
Sync interrupt. Clocks are incremented OK, but the
machine runs for longer time than it should because
Decrement of led time is not being performed 60 times
each second.

→ Decoder XKA in slot 6L was removed and
reconnected at NOR output pins, and replaced back
in slot

Nov 29

ECHO gets out of page into tight loop, then proceeds OK back to running monitor. bit 12 of X Reg seems to disappear on Mast panel when freq of Zinj changes to high pitch. Doesn't seem to be a function of memory drive voltage, clock time, PSN or PSP margin switch adjustments.

Nov 30

Found out that JAZ is OK by exhaustively checking all possible ^{single bit} combinations. Saw that bit 6 of T register was hanging on during jump instruction at loc 3743 (1600) it seems that ECHO is jumping to location 3701 instead of 3601 and causing tight loop to occur.



Replaced transistors in 3 NOR packages and put same card (GDH) back into Slot 1P in CPU cab. The previous NORs were "red dotted" from Buffalo, and therefore they may have been "Slow NORs". Used NA-1 transistors. Since problem seemed to occur when temperature dropped, it may have been caused by bad resistor on 1P card, so if trouble persists, I'll change NOR packs assoc with bit 6

Prob still with us...

Symptoms:

1. Tight loop caused by `Jump to 3601` being done as if it were `Jump to 3702`

2. Numeric print prog. Jumps into turn off power to computer routine. (enters bc `3660` & `3744` accidentally) Prog error
due to
INDIRECT
ENA INSTEAD
OF DIRECT

3. Message dump program fails to increment `DUTCNT` properly. For example:
 $6777 + 1 = 10000$

~~for~~ DEC 2

IN upper by: bits 13, 0, 1, 2

lower by bits 10, 8, cannot be cleared
in reading/writing memory through Z register

Swapped XGG gates to memory in slots `1E` \rightarrow `1F`
and same bit pickup occurred as above

Problem is sensitive to +24V margin setting.
(fails with PSP set low)

+6V in Mempar only reads 4 to 6 Vdts

Dec 2 Made following changes to Memory System

1. Moved Stroke timing downstream by 200NS.
2. Raised +6 (4.6volts) to be 5.4volts
3. Increased drive setting to 9.0 (37Volts)


→ Still have trouble with JMP to 3601 being executed as JMP to 3702

Dec 4 Picking up bits, so drive reduced to 7.5
changed Dectime preset to 17000 from initial
count of 37000 so that it would deccret to
zero and turn off machine.

Loc 3740 had picked up bit 9

Dec 6 Lowered +6 back to 4.6 volts

JAN 1, 1973 RA-L Amp



JAN 8, 1973 Swapped back like they were before JAN 1, 1973

JAN 2, 1973 NOT INPUTTING ON CHAN 20 (Clock circuit)

Replaced XKA chan decoder in slot 11F
output pin 21 is driven for channel 20

JAN 15 1973

Same problem as 1/2/73 found that
swapping XGC in slot 11K was not
allowing input channel 20 be selected.
Swapped with XGC in slot 10T (bad output
would not hurt since input from magtape
would be not selectable)

Feb 18 : 2:00 AM


Tight loop in clock program: 3740, 3741, 3702 ok
because door to garage was left slightly open
and bit 9 of loc 3740 (EOR with zero
became AND with zero) and JAZ (3702 in
loc 3741 was always being taken.

9:00 AM Corrected the loc 3740 and restarted
OK.

April 7, 1973 Turned off power to CPU & clock
to reduce electrical load. Typewriter in kitchen
still receiving \rightarrow 24 volts to run motor control
& MOTON light.

OCT 2, 1974 Replaced XDA in slot 6J


WESTINGHOUSE ELECTRIC CORPORATION




WESTINGHOUSE ELECTRIC CORPORATION

CONN	X1	X2	X3	X4	X5	X6	X7	X8		
A	HLT	P	AD14	IR14	ZR14	TR14	XR14	S5	C7U	
B	JMP	F	AD14					S4	C6U	
C	INT	I		IR13	ZR13	TR13	XR13	S3	C5U	
D	COM	B	AD13					S2	C4U	
E	DCS	A		IR12	ZR12	TR12	XR12	S1	C3U	
F	ESC	E	AD12					S0	C2U	
H	ENB	^		IR11	ZR11	TR11	XR11	C14U		SPARE
J	ENA	AUTO	AD11					C13U		TL5
K	JOV			IR10	ZR10	TR10	XR10	C12U		TL4
L	OUT	INST	AD10					C11U		TL3
M	JAN			IR9	ZR9	TR9	XR9	C10U		TL2
N	JAZ	SER	AD9					C9U		TL1
P	STA	—		IR8	ZR8	TR8	XR8	C8U		TL0
R	ADD		AD8					C7U		
S	EOR			SK14	ZR7	TR7	XR7	C6U		
T	AND		AD7					C5U		
U				SK13	ZR6	TR6	XR6			
V			AD6					ZING 2		
W				SK1	ZR5	TR5	XR5			
X			AD5					ZING 1		
Y				SK0	ZR4	TR4	XR4			
Z			AD4	—						
AA					ZR3	TR3	XR3			
BB			AD3							
CC					ZR2	TR2	XR2			
DD			AD2							
EE					ZR1	TR1	XR1			
FF			AD1					LOCK	23	
HH					ZR0	TR0	XR0	START	12	
JJ			AD0		—	—	—	START	12	
KK								MAN	sketch 10	
LL								MC	SB	
MM								PSN		
NN								PSC		
TT								VOLUME		
PP			Block							

future




ORIGINAL SWITCHES ON MAINT. PNL.



RELAY

NEW PB/RELAY ARRANGEMENT MAINTENANCE PANEL



Shome 04

Sheet 7

To1	1E17	1F17	1H33	2E6	4D24	4E22														
		1L23	1K17	2C6	4C23	4F23	4N23													
To0	1E18	1F18	1H32	2E32	4D13	4E23														
		1L24	1J32	2C32	4C24	4F24	4N24													
	1H8	1G6																		
	1H7	1G5																		
	1H10	1G9																		
	1H12	1G11																		
	1H14	1G13																		
	1H16	1G15																		
	1H18	1G17																		
	1H20	1G19																		
	1H21	1G22																		
	1H23	1G24																		
	1H25	1G26																		
	1H27	1G28																		
	1H31	1G35																		
	1H30	1G33																		
	1H29	1G32																		
P5C	1H4	1G4																		
	CINH	6C24	3R21	3V21	2V21	2R21	2P21	2L21	2K21	4H33										
			3S21	3T21	2T21	2S21	2N21	2M21	2J21	2H21										

SCHEM
5
↓

SCHEME 07
Sheet 17

LZR	4T30	2E34	2F34																	
		2E4	2F4																	
LTRB13	4T24	1J4																		
LTR07	4T16	1K4																		
		1K34	1J34																	
LJR	4T12	6H4																		
	4R8	4T5																		
	4M28	4R6	OK20																	
	5T7	4M32																		
CLRZ	4T6	2H30	2L30	2M30	2R30	2S30	3V30	3T30												
		2J30	2K30	2N30	2P30	2T30	2V30	3S30	3R30											
	5T11	4R5																		
CLRZB14	4R9	3R33																		
		3S33																		
CLRZB1-4 set ZR0	4H24	2M31	2K31	2L31																
		2H15	2J31																	
CLRZB8-12	4H13	3T31	2T31	2S31																
		3V31	2V31																	
	4R11	5V31																		
set R7776	5V34	2H25	2L7	2M7	2R7	2S7	3V7	3T7												
		2J7	2K7	2N7	2P7	2T7	2V7	3S7	3R7											
	5T15	4R16																		
CLRXR	5V30	2H26	2L26	2M26	2R26	2S26	3V26	3T26												
	(3R26)	2J26	2K26	2N26	2P26	2T26	2V26	3S26	3R26											
CLRZR131457	1V10	2R31	3R31	3S31																
		2P31	2N31																	

* 5V30 wired to 3R26

WAC 5M30 • 4F30

5N22 • 5L5

5K7

5L13 • 5M23

✓ 5N26 • 5K11

4M21

4M20 • 5M15

UAL 5M16 • 4D30

UAR 5M24 • 4E30

5M24 • 5N6

5L27 • 5J5

5L17 • 5K18 • 7P6 • 7P8

7M10 • 7M8 • 4V11 • 7S29

5K21 • 4V16

~~SK → ER~~ 5J15 • 3N30 • 4J23

3N31 • 3P34

OL10 • OL6

OL12 • 5V11 • 7P29

OL15 • OL17

OL18 • 5V5 • 7P28

OL13 • OL21

OL20 • 5M31 • 7S28

OL26 • OL34

OL27 • OL25

OL29 • 5V23 • 7P20

OL23 • 5V15 • 7P24

4S15 • 4R21

Scheme 11

Sheet 30

AD00 3K24 2G32 4C34 4D34 4E32 4F32
2G29 4F34 5CA
PSC 4C32 4D32 4E32 4F32

3K24 4SN 4

X3JJ
B29U

AD00

3K24

2G32

4C34

4D34

4E32

4F32

2G29

4F34

5CA

PSC

4C32

4D32

4E32

4F32

4SN

4

3L15	4C35	2G9 ^H	5Q12	
	4D35	4E35	X3BB	B26U
2G10	4F35			

SCHEME 26

SHEET 48

OE9	OG5	OE19																		
OD28	OG4	OE18																		
OD9	OH20	OD19																		
OC28	OH16	OD18																		
OC9	OH13	OC19																		
OH14	OK16																			
OH17	OK12																			
OH19	OK8																			
OG8	IP18																			
OG9	IP14																			
OG11	IP10																			
OG14	IP5																			
OH26	IV21	OK29																		
OH28	4VIZ	Ipc/E																		
	5K16	5P24																		
OH11	Ipc/A																			
OH9	Ipc/B																			
OH8	Ipc/C																			
INP	OJ26	Ipc/N																		
	(52)	OJ22	OG27																	
		OG33																		
55	Ipc/AA	1055																		
51	Ipc/BB	1151B																		

LA 518/198
↓

SEE

SHZ, S

1A, 12

11, 13

24, 25, 26, 27, 28

36, 37, 38, 40, 41

42, 43, 44, 45, 46

16, 4

CRI 10H15 • 10H28

CRO 10H18 • 10H32

TR → CR 10C/E • 10K6

11C25

11C22

	10K22 • 10K7														
	10K9 • 10J29														
LERT	10J14 • 10J18	TKL/J*													
	10T28 • 10T32														
	10V5														
	10T26 • 10T31	10T18 • 11S20													
	10V30 • 10V16	10T15 • 10T21													
	10V7 • 10T30														
CUR DR1	10T19 • 11N13	11N24 • 11N30								11S8 • 11S15					
	11N16 • 11N20								11T4 • 11T6						
CUR DR2	10T17 • 11N31	11M5 • 11M13							11S14 • 11S4						
	11M6 • 11M10								10V29						
CUR DR3	10T14 • 11M31	11M20 • 11M16							10V28 • 11S6						
	11M30 • 11M24								10V17 • 10V22						
	11E16 • 11F20								11S34 • 11S35	P5C					
	11E12 • 11F23								RDR ADV 11T7	10T/S					
	11E7 • 11F29														
	11E14 • 11E15														
	11F33														
	11E10 • 11E11														
	11F32														
	11E8 • 11E5														
	11F31														
PPC	11F34 • 11F35														
CUR DR	11S19	11H32													

T00/PU00	10P21	10P16	PUN/A [*] TKL/A	(10P21) IDT/W	X8P				
T01/PU01	10P20	10P17	PUN/B [*] TKL/B	(10P20) IDT/X	X8N				
T02/PU02	10P14	10P13	PUN/C [*] TKL/C	(10P14) IDT/Y	X8M				
T03/PU03	10P15	10P19	PUN/D [*] TKL/D	(10P15) IDT/Z	X8L				
T04/PU04	10R15	10R19	PUN/E [*] TKL/E	(10R15) IDT/AA	X8K				
	11S11	10P5							
		10S15							
	11S9	10P4							
		10S19							
	11K8	10P29							
		10S20							
	11N11	10P31							
		10S24							
	11N9	10R31							
		10S29							
	11C10	11S12							
	11C20	11S10							
	11D10	10S12							
	11D20	10S13							
	11C12	11S7							
	11C23	11S5							
	11D12	10S16							

WDO1L	11G7	12J16				WDO1H	11T15	12K34						
		12J34						12K16						
WDO2L	11G11	12L16				WDO2H	11T19	12M34						
		12L34						12M16						
WDO3L	11G15	12N16				WDO3H	11T20	12P34						
		12N34						12P16						
WDO4L	11G19	12R16				WDO4H	11T24	12S34						
		12R34						12S16						
WDO5L	11G20	12T16				WDO5H	11T29	12V34						
		12T34						12V16						
WDO6L	11G24													
WDO7L	11G29													
SR00	11R29	12J15	12R15	12T15										
		12L15	12N15											
01	11R14	12J13	12R13	12T13										
		12L13	12N13											
02	11R30	12J11	12R11	12T11										
		12L11	12N11											
03	11R31	12J9	12R9	12T9										
		12L9	12N9											
04	11R27	12J33	12R33	12T33										
		12L33	12N33											
05	11R25	12J31	12R31	12T31										

