

APC System Reference Guide

NEC NEC Information Systems, Inc. 819-000100-1003 4-83

LIMITED WARRANTY AND LIABILITY DISCLAIMER

NEC Information Systems, Inc. products are warranted in accordance with the terms of the applicable NEC Information Systems, Inc. products specification. Product performance is affected by system configuration, software, the application, customer data, and operator control of the system among other factors. While NEC Information Systems, Inc. products are considered to be compatible with most systems, the specific functional implementation by customers of the products may vary.

Therefore, the suitability of a product for a specific application must be determined by the customer and is not warranted by NEC Information Systems, Inc.

This manual is as complete and factual as possible at the time of printing, however, the information in this manual may have been updated since that time. NEC Information Systems, Inc. reserves the right to change the functions, features, or specifications of its products at any time, without notice.

NEC Information Systems, Inc. has prepared this document for use by NECIS employees and customers. The information contained herein is the property of NECIS and shall not be reproduced in whole or in part without prior written approval from NECIS.

First Printing - September 1982 Revised - December 1982 Revised - March 1983

Copyright 1982 NEC Information Systems, Inc. 5 Militia Drive Lexington, MA 02173

Printed in U.S.A.

FEDERAL COMMUNICATIONS COMMISSION RADIO FREQUENCY INTERFERENCE STATEMENT

"WARNING: This equipment generates, uses and can radiate radio frequency energy and if not installed and used in accordance with the instructions manual, may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A Computing device pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide protection against such interference. Operation of the equipment in a residential area is likely to cause interference in which case, the user will be required to take whatever measures may be required to correct the interference."

Manufacturer's Instructions and User's Responsibility to Prevent Radio Frequency Interference

Manufacturer's Instructions

The user must observe the following precautions when installing and operating this device:

- 1. Operate the equipment in strict accordance with the manufacturer's instructions for the model.
- 2. Ensure that the unit is plugged into a properly grounded wall outlet and that the power cord supplied with the unit is used and not modified.
- 3. Ensure that the unit is always operated with the factory-installed cover set on the unit.
- 4. Make no modifications to the equipment which would affect its meeting the specified limits of the Rules.
- 5. Properly maintain the equipment in a satisfactory state of repair.

User's Responsibility

The user has the ultimate responsibility to correct problems arising from harmful radio-frequency emissions from equipment under his control. If this equipment does cause interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures. All of these responsibilities and any others not mentioned are exclusively at the expense of the user.

- 1. Change in orientation of the receiving device antenna.
- 2. Change in orientation of the equipment.
- 3. Change in location of equipment.
- 4. Change in equipment power source.

If these attempts are unsuccessful, install one or all of the following devices:

- 1. Line isolation transformers
- 2. Line filters
- 3. Electro-magnetic shielding

If necessary, the user should consult the dealer, NEC, or an experienced radio/television technician for additional suggestions. The user may find the following booklet prepared by the Federal Communications Commission to be helpful: "How to Identify and Resolve Radio-TV Interference Problems." This booklet is available from the U.S. Government Printing Office, Washington, D.C. 20402, Stock No. 004-000-00345-4.

"Note: The operator of a computing device may be required to stop operating his device upon finding that the device is causing harmful interference and it is in the public interest to stop operation until the interference problem is corrected."

Contents

		P	age
PREI	FACE		xiii
CHA	PTER	1 HARDWARE OVERVIEW	
СНА	PTER	2 PROCESSOR PCB	
	2.1	MOTHER BOARD/CARD CAGE INTERFACE	2-3
	2.2		2-13
	2.3		2-14
	2.4	INTERVAL TIMER	2-19
	2.5	INTERRUPT CONTROL	2-20
	2.6	MEMORY	2-26
		2.6.1 Main Memory	2-27
		2.6.2 Battery-Backed Memory	2-28
		Lioid And And Michael And	2-29
	2.7	PARALLEL PRINTER CONTROL	2-29
			2-29
		2.7.2 Programming Considerations	2-29
	2.8	KEYBOARD	2-38
		2.8.1 Keyboard Layout and Scan Codes	2-39
		LIGIE Internate International Action of the second	2-41
	2.9	CALENDAR AND CLOCK GENERATOR	2-42
		2.9.1 Circuit Description	2-43
		2.9.2 Programming Considerations	2-44
	2.10	JUMPER SETTINGS	2-44
CHA	PTER	3 CONTROLLER PCB	
	3.1	MOTHER BOARD/CARD CAGE INTERFACE	3-1
	3.2	CRT DISPLAY CONTROL	

Contents (cont'd)

Page

3.5	FDD U	NIT	3-39
2.074	3.5.1	Specifications	3-39
	3.5.2	Interface	3-40
	3.5.3	Terminations and Jumper Settings	3-40
3.6	SERIA	L I/O COMMUNICATIONS CONTROLLER	3-43
0.0	3.6.1	Specifications	3-43
	3.6.2	Circuit Description	3-43
	3.6.3	Interface	3-43
	3.6.4	Programming Considerations	3-43
	3.6.4.1	Asynchronous Operating Mode	3-50
	3.6.4.2	Synchronous Operating Mode	3-53
	3.6.4.3	Business Machine Operating Mode	3-57
	3.6.5	Status Word Format	3-59
3.7		D CONTROL	3-60
	3.7.1	Interface	3-61
	3.7.2	Programming Considerations	3-62
3.8		IMETIC PROCESSING UNIT	3-62
3.9	JUMPI	ER SETTINGS	3-64

CHAPTER 4 POWER SUPPLY

APPENDIX A INTEGRATED CIRCUIT DATA SHEETS

A1	16-BIT MICROPROCESSOR A	1-1
A2	PROGRAMMABLE COMMUNICATION INTERFACES A	12-1
A3	SINGLE/DOUBLE DENSITY FLOPPY DISK	
	CONTROLLER A	3-1
A4	GRAPHICS DISPLAY CONTROLLER A	4-1

APPENDIX B LOGIC AND SCHEMATIC DIAGRAMS

Contents (cont'd)

APPENDIX C PROGRAMMABLE ARRAY LOGIC DECODING SPECIFICATIONS

APPENDIX D CHARACTER CODE AND KEYBOARD INFORMATION

APPENDIX E I/O PORT ADDRESSES AND INSTRUCTIONS

APPENDIX F HARDWARE SPECIFICATIONS

List of Illustrations

Figure	Title	Page
1-1	System Block Diagram	1-2
2-1	Processor PCB	2-1
2-2	Processor PCB Block Diagram	2-2
2-3	Mother Board/Card Cage Interface	2-3
2-4	Processor Timing	
2-5	DMA Timing	
2-6	RDY Signal Timing	2-10
2-7	RESH Signal Timing	2-10
2-8	Brossor Interface Circuits	
2-9	Device Interface Circuits	2-12
2-10	DMA Command and Mode Registers	2-10
2-11	DMA Request and Mask Register	2-19
2-12	DMA Status Register	2-19
2-13	Interval Timer Block Diagram	2-21
2-14	Interrupt Control Block Diagram	2-24
2-15	Interrupt Initialization Command Words	2-25
2-16	Interrupt Operation Command Words	2-26
2-17	System Memory Map Main Memory Block Diagram	2-27
2-18	Battery-Backed Memory Block Diagram	2-28
2-19	Parallel Printer Control Block Diagram	2-30
2-20	Parallel Printer Control Block Diagram	2-32
2-21	Parallel Printer Coble Connections	2-36
2-22	Parallel Printer Controller Interface at Paper Out Status .	2-37
2-23	Keyboard Block Diagram	2-38
2-24 2-25	Keyboard Layout	2-39
2-25	Keyboard Interface	2-41
2-20	Clock/Calendar Block Diagram	2-43
2-27	Clock/Calendar Format	
2-20	Processor PCB Jumper Settings	2-46
3-1	Controller PCB	3-2
3-2	Controller PCB Block Diagram	
3-3	CRT Display Control Block Diagram	3-5
3-4	Character-Code Representation in the Character Code	
5.4	Buffer Memory	3-5

List of Illustrations (cont'd)

Figure	Title	Page
3-5	Bit Map for Character Attribute Code	-
3-6	Display Buffer Memory Map	3-7
3-7	Relationship Between Character Code, Character-Attribute Code,	
	Display Position, and Video Screen	3-8
3-8	GDC Status Register Bit Map	3-9
3-9	Monochrome-CRT Display Interface	3-19
3-10	Color-CRT Display Interface	3-20
3-11	FDC Block Diagram	3-22
3-12	FDC Timing Diagram	3-24
3-13	FDD Signal Connector Interface and Pin Assignments	3-41
3-14	FDD Power Connector Interfce and Pin Assignments	3-42
3-15	FDD Termination Resistor Modules, Location	
	and Installation	3-42
3-16	FDD Jumper, Location and Proper Setting	3-43
3-17	Serial I/O Communications Controller Block Diagram	3-45
3-18	Communications Controller Cable Connections	3-49
3-19	Asynchronous Mode Instruction Word	3-51
3-20	Command Instruction Word Format	3-51
3-21	Communications Controller, Circuit for	
	Asynchronous Operation	3-52
3-22	Synchronous Mode Instruction Word	3-54
3-23	Communications Controller, Circuit for Synchronous Operation	
	Using External Clock	3-54
3-24	Communications Controller, Circuit for Synchronous Operation	
	Using Internal Clock	3-55
3-25	Communications Controller, Circuit for	
2.24	Business Machine Clock	3-57
3-26	Communications Controller, Status Word Format	3-59
3-27	Sound Control Block Diagram	3-60
3-28	Location of Sound Interface Connectors	3-61
3-29	Controller PCB Jumper Settings	3-65
4-1	System Power Supply Block Diagram	4-2
4-2	Power Supply Interconnection Diagram	4-3
D-1	APC GRPH1 Characters	D-6
D-2	APC GRPH2 Characters	D-7
D-3	Keyboard Layout Showing Hex Codes	
	for Special Keys	D-8

ix

List of Tables

Fable	Title	Page
2-1	Card Cage Socket Contact Assignments	2-4
2-2	DMA Instructions	2-14
2-3	Timer Commands	2-20
2-4	Interrupt Lines	2-21
2-5	Interrupt Control Commands Summary	2-22
2-6	Parallel Printer Connectors Pin Assignments	2-31
2-7	Parallel Printer Interface Signals	2-33
2-8	Parallel Printer Controller Instruction	2-35
2-9	Parallel Printer Controller Instruction Sequence	2-36
2-10	Keyboard Scan Codes	2-39
2-11	Keyboard Interface Lines	2-42
2-12	Clock/Calendar Instruction Format	2-44
3-1	Attribute Description for Character Attribute Code	3-6
3-2	GDC I/O-Address and Bit Map	3-9
3-3	Contents of the GDC Status Register	3-10
3-4	GDC Symbols	3-11
3-5	GDC Commands	3-14
3-6	GDC Command Constants	3-18
3-7	Bit Description of the FDC Main Status Register	
3-8	FDC Symbols	3-24
3-9	FDC Commands	3-27
3-10	FDC Status Register 0	
3-11	FDC Status Register 1	3-34
3-12	FDC Status Register 2	3-35
3-13	FDC Status Register 3	
3-14	FDC Register I/O Addresses and Functions	3-36
3-15	Output Signals	3-37
3-16	Input Signals	3-38
3-17	FDD Specifications	3-39
3-18	Serial I/O Communications Controller Specifications	3-44
3-19	Serial I/O Commands	3-46
3-20	Serial I/O Connector Pin Assignments	3-47
3-21	Serial I/O Device Interface Connector	
	Pin Descriptions	3-48

List of Tables (cont'd)

Table	Title	Page
3-22	8251A Instruction	
3-23	Communications Controller, Baud Rate Coding During	
3-24	Asynchronous Operation	
3-25	Synchronous Operation	
3-26	Operations with Business Machine Clocking	3-58
3-20	Sound Interface Fin Assignments	2 (1
3-28	Sound Flogramming Kead/Write Format	2 12
3-29	Sound Control Commands	2 12
4-1	Sound Scale Commands	2 12
C-1	Tower Supply Fin Command Assignments	4.4
C-2	recentineation and Location of PAL Device	CI
C-3	TI DOID Inputs/Outputs	C 2
C-4	PFB02B Inputs/Outputs	C-3
C-5	PFC01 Inputs/Outputs	C-4
D-1	NMS02 Inputs/Outputs	C-5
D-2	Code Table.	D-2
D-3	ASCII Special Characters	D-3
D-4	APC Special Characters Quick Reference Guide for ASCII Special Character/APC Spe-	D-4
	cial Character Association	
E-1	I/O Port Address and Instructions for the DMA Controller	D-5
E-2	I/O Port Addresses and Instructions for the DMA Controller	E-2
	Controller	
E-3	I/O Port Addresses and Instructions for the Internal Timer	E-4
E-4	I/O Port Addresses and Instructions for the Serial I/O Commun-	E-5
	ications Controller Number 1	
E-5	I/O Port Addresses and Instructions for the Serial I/O Commun-	2-6
	ications Controller Number 2	- /
E-6	I/O Port Addresses and Instructions for the DMA Address	2-0
	Registers	7
E-7	I/O Port Addresses and Instructions for the CRT Controller	-7

xi

List of Tables (cont'd)

Table	Title	Page
E-8	I/O Port Addresses and Instructions for the Graphics Display Controller	E-8
E-9	I/O Port Addresses and Instructions for the Keyboard	E Q
	Controller.	E-0
E-10	I/O Port Addresses and Instructions for the FDD Controller	L-0
E-11	I/O Port Addresses and Instructions for the Clock and	EO
	Calendar	E-9
E-12	I/O Port Address and Instruction for the BBM Enable	E-9
E-13	I/O Port Addresses and Instructions for the APU	E-9
E-14	I/O Port Address and Instruction for the Power Off Control	E-9
E-15	I/O Port Addresses and Instructions for the Sound Control	E-10
E-16	I/O Port Addresses and Instructions for the Timer	
E-17	I/O Port Addresses and Instructions for the ODA Controller	
L-17	Number 1	E-11
E-18	I/O Port Addresses and Instructions for the IDA Controller	E-11
	I/O Port Addresses and Instructions for the Communications	
E-19	I/O Port Addresses and Instructions for the Communications	E-12
	Adapter	E 12
E-20	I/O Port Addresses and Instructions for the ASOP Controller	E-12



Preface

This system reference guide provides hardware design and interface information for programmers, engineers, designers, and others who need to know how the APC is designed.

Chapter 1, Hardware Overview, familiarizes you with the Advanced Personal Computer and defines the principal components and devices.

Chapter 2, Processor PCB, includes descriptions and technical information for the devices contained on the Processor PCB along with programming considerations where appropriate.


Chapter 3, Controller PCB, includes information similar to that in Chapter 2 for the devices contained on the Controller PCB.


Chapter 4, Power Supply, contains detailed specifications for the system power source.


Appendices A to F include hardware reference information such as IC data sheets, logic diagrams, and data summaries.

List of Abbreviations

		ISR	Read Inservice Register
А	Ampere		
ALE	Address Latch Enable	KB	Kilobyte Light Emitting Diode
APC	Advanced Personal	LED	Light Emitting Diode
	Computer	LSB	Least Significant Bit
APU	Arithmetic Processing Unit	LSI	Large-Scale Integration
AT	Abnormal Termination	MB	Megabyte
BBM	Battery-Backed Memory	MFM	Modified Frequency
CMOS	Complementary Metal		Modulation
CINCO	Oxide Semiconductor	MHz	Megahertz
CPU	Central Processing Unit	MOS	Metal Oxide
CRT	Cathode Ray Tube		Semiconductor
CS	Code Segment	ms	Millisecond
DCH	Device Control	MSB	Most Significant Bit
DIP	Dual In-line Package	ns	Nanosecond
DMA	Direct Memory Access	NT	Normal Termination
DMA	Direct Memory Access	OCW	Operational Command
DMC	Cycle		Word
DS	Data Segment	ODA	Output Device Adapter
		PAL	Programmable Array
EPROM	Read-Only Memory		Logic
FC	Extra Segment	PCB	Printed Circuit Board
ES	Flexible Disk Drive	POF	Power Off Control
FDC	Controller	RAM	Random Access Memory
EDD	Flexible Disk Drive	ROM	Read-Only Memory
FDD	First-In First-Out	rpm	Revolutions Per Minute
FIFO		SS	Stack Segment
FM	Frequency Modulation	SW	Switch
GDC	Graphic Display Controller	TTL	Transistor/Transistor
HEX	Hexadecimal		Logic
Hz	Hertz	USART	/
IC	Integrated Circuit,	Contra	Asynchronous Receiver/
	Interrupt Code, Invalid		Transmitter
	Command	V	Volt
ICW	Initialization Command	VFO	Variable Frequency
	Word	110	Oscillator
I/O	Input/Output	W	Watt
IP	Instruction Pointer		Microsecond
IRR	Read Interrupt Register	μs	merosecond







Chapter 1 Hardware Overview

The NEC Advanced Personal Computer (APC) has two basic components: a Main Unit and a Keyboard. The Keyboard, which cable-connects to the Main Unit, is common to all APC models. The Main Unit, which houses the Central Processing Unit (CPU), memory, visual display, sound output, and peripheral controllers, is available in three models: (1) a Monochrome Cathode Ray Tube (CRT) Display with one 8-inch Flexible Disk Drive (FDD), (2) a Monochrome CRT Display with two 8-inch FDDs, and (3) a Color CRT Display with two 8-inch FDDs. Several options and accessories are available to enhance performance or to adapt the APC for special applications.

Figure 1-1 is a block diagram of the APC. The Main Unit, the heart of the APC, has a CRT Display, one or two 8-inch FDDs, an ON/OFF switch, and several controls associated with the CRT Display. Three Input/Output (I/O) cable connectors are available at the rear of the cabinet.

The CPU, memory, and basic control logic are contained in the Main Unit on two quad-layered Printed Circuit Boards (PCB): a Processor PCB (G9PFBU) and a Controller PCB (G9PFCU). These PCBs plug into a mother board interface bus that has the space and power for up to three additional (optional) PCBs.

The Processor PCB contains as standard equipment:

- A 16-bit 8086 Microprocessor
- An 8288 Bus Controller with 20-bits of addressing, making one megabyte (MB) of memory accessible
- 128 kilobytes (KB) (standard) of Random Access Memory (RAM)
- 8 KB of Read-Only Memory (ROM)
- 4 KB of CMOS Battery-Backed Memory, which remains refreshed for at least two years without ac power
- A 4-channel Direct Memory Access (DMA) Controller

Hardware Overview




Figure 1-1 System Block Diagram

- A 15-channel Interrupt System
- Printer and Keyboard Controllers
- Calendar-and-Clock Controller, which keeps track of the month, date, day
 of week, hour, minute, and second, and runs on battery power when ac
 power is off, thus preserving the time/date setting.

The Controller PCB contains as standard equipment:

 CRT Display Control, which can generate 250 predefined characters and allows you to create and store on disk any number of sets of 256 other special characters

- Flexible Disk Drive Controller (FDC) to coordinate the reading of and the writing to one or two 8-inch flexible disks
- Alarm and Music Sound Programming System, which enables you to select alarm tones and generate music across two octaves, with selected tempos, volumes, and tone characteristics
- Serial Communications Adapter, which is a Universal Synchronous/ Asynchronous Receiver/Transmitter (USART), enabling the APC to communicate with almost any type of communications device.

The APC power supply is a 100-watt, 5-voltage-level switching regulator. It furnishes dc levels to all components — except to the CRT which has its own power unit — and has sufficient reserve capacity to handle future expansion. The power supply has a software-controlled Power-Off control (POF) circuit that enables you to turn off the system locally or remotely.

One or two 8-inch FDDs are integrated into the Main Unit. The FDC (NEC μ PD765) can read from or write to dual-sided double-density disks (which store up to 1 MB of unformatted data) or single-sided single-density flexible disks (which can store about 260 KB of unformatted data). The disk drive is a compact, high-performance, energy-efficient design featuring direct drive by a dc motor. Head loading and positioning is microprocessor-controlled for greater accuracy and minimum wear and damage to the media surface. Variable Frequency Oscillation (VFO) is employed to improve data transfer.

The APC comes equipped with a 12-inch (diagonal) green-phosphor monochrome CRT or a 12-inch 8-color CRT. Either unit has a self-contained power supply. Both have a reduced glare surface and a high resolution screen. Standard alphanumeric characters are composed from an 8-by-19 dot matrix, allowing a display of 25 lines of 80 characters. Special symbols can be designed by the user with a dot matrix of up to 8-by-16.

The CRT Display has considerable versatility and provides you with capabilities for scrolling, partitioning (and scrolling within selected partitions), overbar, vertical bar, underscore, highlighting, blinking, and reverse video. The Color CRT Display has all these attributes plus a choice from eight colors.

With the special-character generator, you can design up to 256 characters dot-bydot, which can be saved on disk as one or more special character sets. Using a dot matrix printer, these special characters can be printed and displayed, making the APC especially adaptable to users who use non-Roman alphabets or scientific symbols. Hardware Overview

The APC also offers an optional Graphics Adapter based on the NEC μ PD 7220. This self-contained single PCB plugs into the Main Unit and simplifies graphics applications, such as area shading, simulated movement, and solid or dashed lines, either straight or curved. By employing the Graphics Adapter with selected software packages, you can generate graphs, bar graphs, and three-dimensional

pictures.

Also optional are two NEC printers. The Dot Matrix Printer provides rapid, high quality printing at a low cost. It prints in both directions at 100 characters per second on a 80-to-136-character column width. It prints special and graphic charac-

ters as well as standard alphanumeric characters.

The other printer is the NEC Model 3530 Spinwriter®, which produces high quality fully-formed characters. This printer features interchangeable print elements that contain up to 128 characters and are offered in several dozen type styles and symbol sets. It prints 35 characters per second at 10, 12, and 15 characters per inch or proportional spacing. It also prints bidirectionally and offers word processor functions, such as automatic underlining, shadowing, bold face printing, as well as

several paper-handling accessories. The standard APC comes equipped with 128 KB of RAM, which resides on the Processor PCB. With the optional memory-expansion kits, RAM can be expanded

The asynchronous, synchronous serial I/O communications adapter is a standard feature of the APC. The interface is supported by the NEC 8251A Communications Controller, a USART, that is used as a peripheral and is programmed by the microprocessor to communicate using virtually any serial or parallel datatransmission technique, at programmable baud rates. For communications interface requirements beyond this standard controller, NEC offers special-purpose I/O


Controllers on plug-in boards.

The Keyboard is not housed in the Main Unit; it attaches to the rear of the Main Unit with a single five-foot, coiled cable. The Keyboard has 109 keys, including a numeric keypad and 22 programmable function keys that facilitate data and word processing. Each function key has two shift-modes, making available 44 user-

definable functions with one or two keystrokes.

NOTE

Only 32 of the 44 user-definable functions can be character strings.









Chapter 2 Processor PCB

The Processor PCB (G9PFBU) fits vertically in the Main Unit and is 11 inches long by 91/2 inches high (see Figure 2-1). It is composed of four sandwiched layers, including the signal, ground, and dc-power internal planes. It plugs into the third slot of the card cage with a 100-contact edge connector on the bottom of the PCB.





As shown in Figure 2-1, three cable connectors are on the Processor PCB; two are 26-pin connectors and the third is a 2-pin header connector. The Keyboard interface uses one of the 26-pin connectors, while the other connector provides a parallel printer (or other such device) interface. Battery power is supplied by the 2-pin

The principal functional components and their interrelationships are shown on the block diagram of the Processor PCB (see Figure 2-2). The major elements of the PCB consist of the following functional areas:

- An NEC µPD8086 microprocessor, which is
 - 1) Fully compatible with the Intel 8086 microprocessor
 - 2) Capable of addressing one MB of memory
 - 3) Driven by an NEC μ PD8284 clock generator at 4.9152 MHz
- A 20-bit bidirectional address bus, 16 bits of which serve also as the data
- bus, and related buffers, controls, and ports
- A DMA controller to permit high speed data transmission between input/ output devices without intervention of the microprocessor




Figure 2-2 Processor PCB Block Diagram

- A 15-channel interrupt controller to govern access to the microprocessor and data bus
- 8 KB (4K x 16 bits) of ROM, which carry out self-testing and flexible-disk bootstrap loading.
- 128 KB of RAM organized into sixteen 64K x 1 dynamic-memory chips, plus two more for parity check
- 4 KB (2K x 16 bits) of CMOS Battery-Backed Memory (BBM)
- Keyboard control logic, which controls and conveys data from the Keyboard to the data bus
- Parallel printer control, which interfaces with a connector on the APC rear panel for connection of a printer or similar device
- Calendar and clock generator, supported by NEC µPD1990AC, which is battery-protected and generates day, month, day of the week, hour, minute, and second information.

2.1 MOTHER BOARD/CARD CAGE INTERFACE

The Mother Board contains five card-edge socket connectors, each having 100 contacts, 50 on a side (see Figure 2-3). All contacts are connected as a bus to each PCB socket.




Figure 2-3 Mother Board/Card Cage Interface

Table 2-1 lists the contact assignments for each socket. All signals on these contacts are Transistor/Transistor Logic (TTL) compatible. Time relationships between various contacts in the card cage bus are shown in Figures 2-4 through 2-7. I/O equivalent circuits for the affected contacts and devices are shown in Figures 2-8 and 2-9.

PIN NUMBER	NAME	READ/ WRITE	DESCRIPTION
R1, R50 L1, L50	GND		Signal Ground
R2, R49 L2, L49	+5 V		+5 Vdc Supply
R3, R48 L3, L48	+12 V		+12 V Supply
R47, L47	-12 V		-12 V Supply
R46, L46	-5 V		-5 V Supply
R4	POF	W	<i>Power Off Control.</i> Goes high to command power supply off.
R5, L5 R6, L7 R8 R9, L9 R10, L10 R12	IR0 to IR14	R	Interrupt Request 0 Through 14. These 15 lines carry interrupt requests to the proces- sor. When an I/O device requires processor intervention, it signals the μ PD8259A inter- rupt controller, which activates one of the 15 interrupt lines to the processor; the interrupt- request signal is maintained until acknow- ledgement from the processor. IR0 has the highest priority and IR15 the lowest priority. These lines are active Low.
R13, R14 R15, R16	DRQ0 to DRQ3	R	DMA Request 0 Through 3. These lines trans- mit requests by I/O devices for DMA service. These signals remain active until DMA acknowledgement is active on a correspond- ing DACK line. Channel assignments are $0 =$ CRT, $1 =$ FDD, $2 =$ Graphics, $3 =$ AUX.
L13, L14 L15, L16	DACK0 to DACK3	W	<i>DMA-Request Acknowledgement 0 Through</i> 3. These lines signify that the DMA controller has acknowledged the DMA request on a corresponding DRQ line. DACK lines are active High.

Table 2-1 Card Cage Socket Contact Assignments

m 11 4 1	Card	Cago Socket	Contact	Assignments (cont'd)	
Table 2-1	Card	Cage Socket	Contact	Assignments (cont a)	

PIN NUMBER	NAME	READ/ WRITE	DESCRIPTION
R20	тс	W	<i>Terminal Count.</i> This line carries to the I/O device a one-clock-duration pulse indicating that the terminal count for the DMA channel has been reached. This pulse is active High.
R21	PHI0	W	System Clock. The pulse of the clock is transmitted on this line; the clock period is about 200 nsec (4.9152 MHz) and its duty cycle is 33 percent.
L21	IRST	w	<i>Initial Reset.</i> When this line goes High, every device in the system is initialized. This line is activated at power on.
R22	IOW	w	<i>I/O Write.</i> A Low on this line instructs the I/O device to receive data from the data bus. Either the DMA controller or processor can activate the line.
L22	RDY	R	<i>Ready.</i> A High on this line indicates that data has been received by an I/O device on memory, or that preparation of data is complete. It is pulled Low by a device to lengther I/O memory cycles, allowing slower devices to adjust to the I/O channel.
			NOTE
			There is an <i>Interval-Ready</i> signal within the G9PFBU PCB; it activates when memory access from the processor or DMA controller clashes with the memory-refresh cycle.

Table 2-1	Card Cage Socket	Contact	Assignments (cont'd)	

PIN NUMBER	NAME	READ/ WRITE	DESCRIPTION			
R23	IOR	W	<i>I/O Read.</i> A Low on this line instructs the <i>I/O</i> device to transmit its data to the data bus This instruction can come from either the DMA controller or the processor.			
L23	DMC	w	<i>DMA Cycle.</i> A High on this line indicates the processor has been inhibited, thus giving system-bus control to the DMA controller.			
R24	MRQ	w	Memory Request. When this line is Low, it indicates the memory cycle is in operation. The line is inactive (High) during memory- refresh cycles.			
L24	MR	w	Memory Read. This line instructs the addi- tional memory to transmit its data onto the data bus. Either the processor or DMA con- troller can activate this signal, which is active Low.			
R25	RFSH	w	Memory Refresh. When this line is Low, dynamic memory is refreshed.			
L25	MW	W	Memory Write. When Low, this line instructs the selected memory to receive the data on the data bus. It is activated by either the DMA controller or processor.			
R26	BHE	w	Bus High Enable. When Low, this line indi- cates that the most significant half of the data line is ready to be read. This line is not used during DMA cycles.			
L26	ALE	w	Address Latch Enable. When activated by the processor or DMA control, the signal on the line latches the address on the bus.			

Table 2-1	Card Cage Socket	Contact	Assignments (cont'd)
Table 2-1	Card Cage Socket	Contact	Assignments (cont a

PIN NUMBER	NAME	READ/ WRITE	DESCRIPTION
R27	DT/R	W	Data Transmit or Receive. This line indicates data transfer direction. When High, direction is processor to I/O or memory; when Low, direction is I/O or memory to processor.
L27	CLK0	W	<i>Communication Clock.</i> This line, which is energized by the 8253-5 Programmable Inter- val Timer, conveys a synchronizing variable frequency clock to the communications control.
R30	A0	w	Address Bit 0. When this line is active (High), the memory or I/O device associated with the least significant half of the data is enabled to read or transmit its data.
R31, L30 R32, L31 R33, L32 L33	A1 to A7	w	Address Bits 1 Through 7. These seven lines address the memory or I/O device. These signals are latched.
R34, L34 R35, L35 R36, L36 R37, L37 R38, L38 R39, L39 R40, L40 R41, L41	AD0 to AD15	W	Address and Data Lines 0 Through 15. These 16 lines are bidirectional and time multi- plexed to convey address or data to the address or data buses.
R42, L42 R43, L43	A16 to A19	W	Address Lines 16 Through 19. These four lines used for addressing the memory, increase the number of address lines to twenty, allowing access to one megabyte of memory.

Processor PCB




Figure 2-4 Processor Timing







Figure 2-5 DMA Timing







NOTE: THE *RFSH' AND *RAS SIGNALS ARE GENERATED IN THE MEMORY FROM THE RFSH SIGNAL.



1. A0 TO A19, IRQ, IOR, IOW, BHE, IRST, PHIO







Figure 2-8 Processor Interface Circuits












5. IR0 TO IR11, DRQ0 TO DRQ1 (LS TTL)



2.2 MICROPROCESSOR

The functional heart of the Processor PCB is the NEC μ PD8086 Microprocessor, an NEC-manufactured device physically and logically interchangeable with the Intel 8086.

The 8086 is a high-performance 16-bit CPU packaged in a single 40-pin Dual In-line Package (DIP) chip. It has a direct addressing capability to 1 MB of memory on a 20-bit address bus, of which bits 0 through 15 are time-multiplexed for the 16-bit data bus. It is driven at a 4.9152 MHz clock rate and is used in maximum operating mode (using an external 8288 bus controller).

In general, the 8086 processes a program by repeated cycling through four clock steps, T1 through T4:

- T1 fetches an instruction from memory
- T2 reads in any required operand
- T3 executes the instruction
- T4 writes any required result.

In the 8086, two separate processors perform these steps independently and simultaneously: (1) an execution unit that executes instructions, and (2) a bus interface unit that fetches instructions and queues them up for use by the execution unit.

All registers and data paths within the execution unit are 16 bits wide for fast operation. A 16-bit arithmetic-logic unit manages the general registers and instruction operands and maintains status and control flags. The execution unit is a strictly internal device and has no connection to the outside world. All instructions and memory access operations are accomplished by the bus interface unit.

The bus interface unit functions as a good secretary by anticipating the needs of the execution unit and lining up sequential instructions for ready access. These instructions are stored in an internal queue RAM with a capacity of six bytes. The bus interface unit is programmed to keep this RAM filled, fetching two bytes at a time from even addresses and one byte at a time from odd addresses. When the execution unit requests a memory or I/O read or write, the bus interface unit discontinues instruction fetching and responds to the execution unit request. If the instruction executed calls for control transfer to another location, the bus interface unit empties the queue RAM, fetches the instruction from the new location, and feeds it directly to the execution unit. Then the bus interface unit proceeds to refill the queue RAM from sequential instructions from the new location.

The 1,048,576 bytes of available memory space are addressed as if divided into logical segments of up to 64 KB each. The 8086 has direct access to four segments at a time, each of which has a base address carried in one of four segment registers: the Code Segment (CS), Data Segment (DS), Stack Segment (SS), and Extra Segment (ES). The Instruction Pointer (IP) register contains the present offset distance in bytes, which completes the logical address of the next address to be processed. The result of this memory organization is that the 20-bit physical memory address can be defined by a logical address consisting of two 16-bit bytes, the first specifying the base address of the selected segment and the second specifying the relative address within that segment, counting from the base address. To convert a logical address to a physical address, first shift the base address byte 4 bits to the left by multiplying it by sixteen, then add the result to the offset byte.

2.3 DIRECT MEMORY ACCESS

Because it bypasses processor intervention, DMA provides a much faster way of moving data between I/O devices and memory. Supported by the NEC LSI 8237-5 DMA Controller, DMA employs 16 address lines and 4 bits of page addressing, thus enabling it to address one megabyte of memory. Although the DMA is a synchronous device, it can interface with low-speed memory or I/O devices by using the external Ready line.

The four DMA channels are assigned as follows:

Channel 0	CRT
Channel 1	
Channel 2	Reserved for graphic operations option
Channel 3	Future.

See Table 2-2 for a list of instructions and I/O addresses. Figures 2-10, 2-11, and 2-12 show the DMA registers.

	DEAD/	1/0	DATA BUS							
INSTRUCTION	READ/ WRITE	ADDRESS	7	6	5	4	3	2	1	0
Write Command	w	09	K S	D S	W S	P R	T M	C E	A H	M M
Write Mode	W	1B	M S 1	M S 0	I D	A T	T R 1	T R 0	C S 1	C S O

Table 2-2	DMA I	nstructions
-----------	-------	-------------

INSTRUCTION	READ/	1/0			DAT	A BL	JS			
INSTRUCTION	WRITE	ADDRESS	7	6	5	4	3	2	1	0
Write RQ Register	W	19	-	_	_	-		R B	C S 1	C S 0
Write Single Mask	W	0B	-	_	_	_	-	M K	C S 1	C S 0
Write All Mask	W	1F	_	_	_	_	M B 3	M B 2	M B 1	M B 0
Read Status	R	09	R Q 3	R Q 2	R Q 1	R Q 0	T C 3	T C 2	T C 1	T C 0
CH0 DMA Address	R/W	01	A7 A15	A6 A14	A5 A13	A4 A12	A3 A11	A2 A10	A1 A9	A0 A8
CH0 DMA Count	R/W	11	W7 W1	W6 5 W1	W5 4 W13	W4 3 W12	W3 W1	W2 W10	W1 W9	W0 W8
CH1 DMA Address	R/W	03	A7 A15	A6 5 A14	A5 4 A13	A4 A12	A3 A11	A2 A10	A1 A9	A0 A8
CHI DMA Count	R/W	13	W7 W1	W6 5 W1	W5 4 W1	W4 3 W12	W3 2 W1	W2 1 W10	W1 W9	W(W8
CH2 DMA Address	R/W	05	A7 A1:	A6 5 A1	A5 4 A13	A4 A12	A3 A11	A2 A10	Al A9	A0 A8
CH2 DMA Count	R/W	15 -	W7 W1	W6 5 W1	6 W5 14 W1	W4 3 W1	W3 2 W1	W2 1 W10	W1) W9	W
CH3 DMA Address	R/W	07	A7 A1	A6 5 A1	A5 4 A1	A4 3 A12	A3 2 A1	A2 1 A10	A1) A9	A
CH3 DMA Count	R/W	17	ww	7 W 15 W	6 W: 14 W	5 W4	W: 2 W	3 W2	wi ows	

Table 2-2 DMA Instructions (cont'd)



INSTRUCTION	READ/	1/0			DAT	ГА В	US			
	WRITE	ADDRESS	7	6	5	4	3	2	1	0
CH0 Page Register	w	38	0	0	0	0	A 19	A 18	A 17	A 16
CH1 Page Register	W	3A	0	0	0	0	A 19	A 18	A 17	A 16
CH2 Page Register	w	3C	0	0	0	0	A 19	.A 18	A 17	A 16
CH3 Page Register	w	3E	0	0	0	0	A 19	A 18	A 17	A 16
Read Temp Register	R	ID	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
Master Clear	w	1D	_	_	_	_	_	_	_	_

Table 2-2 DMA Instructions (cont'd)







Figure 2-10 DMA Command and Mode Registers






REQUEST REGISTER




SOFTWARE REQUESTS WILL BE SERVICED ONLY IF THE CHANNEL IS IN BLOCK MODE.

Figure 2-11 DMA Request and Mask Register




THE INSTRUCTION, WHICH SEPARATELY SETS OR CLEARS THE MASK BITS, IS SIMILAR IN FORM TO THAT USED WITH THE REQUEST REGISTER.



ALL FOUR BITS OF THE MASK REGISTER MAY ALSO BE WRITTEN WITH A SINGLE COMMAND.

Figure 2-11 DMA Request and Mask Register (cont'd)



THIS INFORMATION INCLUDES WHICH CHANNELS HAVE REACHED A TERMINAL COUNT AND WHICH CHANNELS HAVE A PENDING DMA REQUEST. BITS 0 THROUGH 3 ARE SET EVERY TIME A TC IS REACHED BY THAT CHANNEL OR AN EXTERNAL EOP IS APPLIED. THESE BITS ARE CLEARED UPON RESET AND ON EACH STATUS READ.

Figure 2-12 DMA Status Register

2.4 INTERVAL TIMER

The NEC μ PD8253-5 Programmable Interval Timer has three timer counter outputs: Channel 0 is attached to interrupt-request Channel 3; Channel 1 is sent to the synchronous/asynchronous communications controller on the Controller PCB (see Chapter 3); Channel 2 is not used. Figure 2-13 is a block diagram of the interval timer. Table 2-3 lists the timer commands.




Figure 2-13 Interval Timer Block Diagram

INSTRUCTION	READ/	I/O			Ι	DAT	A BI	JS		
	WRITE	ADDRESS	7	6	5	4	3	2	1	0
Load Counter 0	W	29	C7 C15	C6 C14	C5 C13	C4 C12	C3 C11	C2 C10	C1 C9	C0 C8
Load Counter 1	w	2B	C7 C15	C6 C14	C5 C13	C4 C12	C3 C11	C2 C10	C1 C9	C0 C8
Mode Set	w	2F	S C 1	S C 0	R L 1	R L 0	M2	MI	M0	B C D
Timer Reset	w	46	x	Х	х	х	х	T M	х	Х

Table 2-3 Timer Commands

2.5 INTERRUPT CONTROL

This interrupt function is controlled by two 8259 Metal Oxide Semiconductor (MOS) devices; each can handle up to eight vectored priority interrupts, as shown in Figure 2-14. The first 8259 device (master) supports IR0 through IR6, with IR7 cascaded from the second 8259 device (slave), which supports IR7 through IR14. These 15 available interrupt lines are assigned to service specific devices in order of priority. Table 2-4 lists the interrupt lines.

There are two interactions between the processor and the interrupt controller. The first is the acknowledgement process, during which the processor transmits acknowledgement of the interrupt request to the interrupt controller. During the second process, the interrupt controller transmits a byte of data to the processor (see Table 2-4).

Control commands issued by the processor, consisting of Initialization Command Words (ICW) and Operational Command Words (OCW), are summarized in Table 2-5 and shown in Figures 2-15 and 2-16. Table 2-5 also includes poll mode, read interrupt register (IRR), read inservice register (ISR), and interrupt register words that are read into the data bus by the interrupt controller when so commanded.




Figure 2-14 Interrupt Control Block Diagram

Table 2-4 Interrupt Lines


DEVICE	INTERRUPT REQUEST LINE	ASSIGNMENT	INTERRUPT VECTOR BYTE
Master	IRO	Not used	T7 T6 T5 T4 T3 0 0 0
	IR1	Communication	T7 T6 T5 T4 T3 0 0 1
	IR2	Not used	T7 T6 T5 T4 T3 0 1 0
	IR3	Timer	T7 T6 T5 T4 T3 0 1 1
	IR4	Keyboard	T7 T6 T5 T4 T3 1 0 0
	IR5	Not used	T7 T6 T5 T4 T3 1 0 1
	IR6	Not used	T7 T6 T5 T4 T3 1 1 0
Slave	IR7	Printer	T7 T6 T5 T4 T3 0 0 0
	IR8	Not used	T7 T6 T5 T4 T3 0 0 1
	IR9	Not used	T7 T6 T5 T4 T3 0 1 0
	IR10	CRT	T7 T6 T5 T4 T3 0 1 1
	IR11	FDD	T7 T6 T5 T4 T3 1 0 0
	IR12	Not used	T7 T6 T5 T4 T3 1 0 1
	IR13	Not used	T7 T6 T5 T4 T3 1 1 0
	IR14	APU	T7 T6 T5 T4 T3 1 1 1


		READ/	I/O	DATA BUS								
DEVICE	INSTRUCTION	WRITE	ADDRESS	7	6	5	4	3	2	1	0	
Master	ICW 1	w	20	0	0	0	1	0	0	0	1	
	ICW 2	W	22	T7	T6	Т5	T4	Т3	0	0	0	
	ICW 3	w	22	1	0	0	0	0	0	0	0	
	ICW 4	w	22	0	0	0	0	0	0	0	1	
	OCW 1	w	22		M6	M5	M4	M3	M2	M1	M0	
	OCW 2	W	20	R	S L	E O I	0	0	L2	LI	L0	
	OCW 3	w	20	0	E S M	S M M	0	1	Р	P R	R I S	
	Poll Mode	R	20	I	-	-	-	-	W2	W1	WO	
	Read IRR	R	20		I R 6	I R 5	I R 4	1 R 3	I R 2	I R 1	I R 0	
	Read ISR	R	20		I S 6	I S 5	I S 4	I S 3	I S 2	I S 1	I S O	
	Read Mask	R	22		M6	M5	M4	M3	M2	M1	M	
Slave	ICW 1	w	28	0	0	0	1	0	0	0	1	
	ICW 2	w	2A	T7	т6	T5	T4	Т3	0	0	0	
	ICW 3	W	2A	0	0	0	0	0	1	1	1	
	ICW 4	w	2A	0	0	0	0	0	0	0	1	

Table 2-5 Interrupt Control Commands Summary

		READ/	1/0			D	ATA	A BUS	S		
DEVICE	INSTRUCTION	WRITE	ADDRESS	7	6	5	4	3	2	1	0
	OCW 1	w	2A	M14	M13	M12	M11	M10	M9	M8	M7
	OCW 2	w	28	R	S L	E O I	0	0	L2	L1	L0
	OCW 3	w	28	0	E S M	S M M	0	1	Р	R R	R I S
	Poll Mode	R	28	Ι	—	—	-	_	W2	W1	W
	Read IRR	R	28	IR 14	IR 13	IR 12	IR 11	IR 10	IR 9	IR 8	IF 7
	Read IRR	R	28	IS 14	IS 13	IS 12	IS 11	IS 10	IS 9	IS 8	15 7
	Read Mask	R	2A	M14	M13	M12	MI	M10	M9	M8	М

Table 2-5 Interrupt Control Commands Summary (cont'd)





2-24





Figure 2-16 Interrupt Operation Command Words

2.6 MEMORY






Figure 2-17 System Memory Map

2.6.1 Main Memory

The Processor PCB contains 128 KB (64 Kwords: 16 bits of data, 18 bits wide, with 1 bit parity for each 8 bits) of RAM, organized into eighteen 64K x 1-bit dynamic memory chips. Figure 2-18 is a block diagram of the circuit. The RAM is refreshed during the non-memory-access cycle, and its access time is 200 ns. Parity check is carried out with two additional memory chips. A detected parity error lights the D4 red Light Emitting Diode (LED), located near the top edge of the Processor PCB.

As shown in Figure 2-17, the main memory is expandable to a maximum of 640 KB, of which 256 KB can be supported by the present APC equipment configuration.




Figure 2-18 Main Memory Block Diagram

2.6.2 Battery-Backed Memory

The BBM is composed of 4K (two 2K X 8-bit chips) of Complementary Metal Oxide Semiconductor (CMOS) static RAM and is addressable from A0000 through C0000 hexadecimal (HEX) in 32 4K visible sections of memory, each section containing the same data. The APC uses partial address decoding of this 128 KB of memory, which results in 4 KB of BBM. The BBM contains system information and is protected from loss for at least two years by the battery that plugs into the Processor PCB.

As shown in Figure 2-19, the BBM read/write operation is identical to that of the main memory except for a BBM write protect circuit that safeguards the BBM from unintentional data manipulation.




Figure 2-19 Battery-Backed Memory Block Diagram

The BBM write protect command I/O port address is 59(HEX). A logical "1" on the Least Significant Bit (LSB) position on the data bus enables writing to the BBM; a "0" sets the BBM for write protection.

2.6.3 Read Only Memory

The Processor PCB contains 8K of ROM in two 4K x 8-bit Erasable Programmable Read-Only Memory (EPROM) chips. The ROM has two functions: flexible disk self-testing and bootstrap loading. As shown in Figure 2-17, the ROM occupies the 8K addresses from FE000 through FFFFF and is visible in eight duplicate 8K sections from F0000 through FFFFF. At APC power-on, the 8086 code segment and instruction-pointer registers are set to FFFF(HEX) and 0000(HEX) addresses respectively for loading and auto self-test, instructions for which are resident in the ROM.

2.7 PARALLEL PRINTER CONTROL

This portion of the logic provides an I/O TTL interface with an external paralleldata-bus printer.

As shown in Figures 2-20 and 2-21, the parallel printer control consists of an NEC μ PD8255A Programmable Peripheral Controller that interfaces with connector CN2 through LS244 drivers. A flat-type 26-conductor cable connects the CN2 board connector to a connector at the rear of the main unit that, in turn, goes to the printer. The pin connections are listed in Table 2-6. The interface is adaptable to either an Output Device Adapter (ODA) or Centronics-type printer by setting appropriate jumpers on TM2, TM3, and TM4 on the Processor PCB (see Figure 2-29).

2.7.1 Interface

Table 2-7 lists the interface lines.

2.7.2 Programming Considerations

The 8255A device is operated in the APC as Mode 0 (basic I/O) in the Group A ports (Port A and upper 4 lines of Port C), and Mode 1 (strobed) in the Group B ports (Port B and lower 4 lines of Port C). The eight lines of Port B (PB0 through PB7) carry the strobed data to the printer; I/O control line levels are from Ports A and C.

Programming and execution of the 8255 is accomplished using the instructions described in Tables 2-8 and 2-9. Figures 2-22 and 2-23 show interline timing under various operating conditions.

PRINTER CABLE CONNECTOR PIN NUMBERS





Figure 2-20 Parallel Printer Control Block Diagram


SIGNAL	PIN NUMBER AT A	PIN NUMBER AT B	PIN NUMBER AT C	REMARKS
DATA STB	1	3	2	
DATA 1	2	6	16	
DATA 2	3	7	4	
DATA 3	4	8	17	1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.
DATA 4	5	9	5	10000
DATA 5	4 5 6	10	18	
DATA 6	7	11	6	
DATA 7	8	12	19	
DATA 8	9	13	7	
ACK	10	2	14	
Input Busy	11	22	9	
PE	12	29	25	
SELECT	13	4	15	
Signal Ground	14	NC	NC	
NC	15	NC	NC	
Signal Ground	16	NC	NC	
Chassis Ground	17	NC	NC	
+5 Vdc	18	27	NC 24	
Twisted Pair -				
Ground (Pin 1)	19	NC	NC	
Ground (Pin 2)	20	20	8	
Ground (Pin 3)	21	21	21	
Ground (Pin 4)	22	5	3	
Ground (Pin 5)	23	24	10	
Ground (Pin 6)	24	26	11	
Ground (Pin 7)	25	28	12	
Ground (Pin 8)	26	30	13	
Ground (Pin 9)	27	31	26	
Ground (Pin 10)	28	NC	20	
Ground (Pin 11)	29	NC		
Ground (Pin 31)	30	NC		
Input Prime	31	23	22	
Fault	32	25	23	
Signal Ground	33	NC	NC	
NC	34	NC	NC	
NC	35	18	ne	
Input Busy	36	NC	NC	
input busy		19	20	No signal
		17	20	No signal

Table 2-6 Parallel Printer Connectors Pin Assignments

NOTE: NC means No Connection.

Processor PCB





	[
	SIGNAL	SOUR	CE	DESCRIPTION
	RMS	APC		Receive Machine Set. This signal is used with the ODA printer interface only.
	BUSY	Printer		Goes high to indicate that the printer can- not receive data: 1. During data entry 2. During printing
				operation 3. In offline state 4. During printer error status.
	STROBE	APC		Strobe pulse to read data in. The signal evel is normally High. Read-in of data s performed at the low level of this ignal.
	SG		T si	wisted-pair return gnal ground level.
	SELECT	Printer	th	oes high to indicate at the printer is in lected state.
Ā	CKNLG	Printer	da rec pri	cknowledge goes ow to indicate that ta has been ceived and that the nter is ready to cept other data.

Table 2-7 Parallel Printer Interface Signals

Table 2-7 Taran		
		DECORDETION
SIGNAL	SOURCE	DESCRIPTION
INPUT PRIME	APC	Goes Low to initialize the printer.
DATA 1	APC	Data lines from 8255A, PB0 through PB7. High is logic 1; Low is logic 0.
DATA 2	APC	
DATA 3	APC	
DATA 4	APC	
DATA 5	APC	
DATA 6	APC	
DATA 7	APC	
DATA 8	APC	
FAULT	Printer	Goes Low when the printer is in
		 Paper End state Offline state Error state.
+5 V	Printer	Device Control (DCN)
PE	Printer	Goes high to indicate that printer is out of paper.

Table 2-7 Parallel Printer Interface Signals (cont'd)


INSTRUCTION	READ/	I/O ADDRESS			D	ATA	BL	JS		
	WRITE		7	6	5	4	3	2	1	0
Write Signal 0	W	6E	1	0	0	1	0	1	0	0
Write Signal 1	w	6E	0	0	0	0	0	1	0	I N T E
Write Signal 2	w	6E	0	0	0	0	0	1	1	F N S
Write Signal 3	w	6E	0	0	0	0	1	0	0	N A S K
Write Signal 4	W	6E	0	0	0	0	1	1	1	I H T
Write Signal 5	W	6C	I P	x	x	M A S K	x	x	x	,
Read Signal	R	68	+ 5 V	0	0	F A U L T	S E L E C T	0	R D R Q	H
Write Data	W	6A	D A T A 8	D A T A 7	D A T A 6	D A T A 5	D A T A 4	D A T A 3	D A T A 2	


Table 2-8 Parallel Printer Controller Instruction

INSTRUCTION	DESCRIPTION
Write Signal 0	Set the 8255 Mode
Write Signal 1	Interrupt Enable Flag (INTE) 1: Flag On 0: Flag Off
Write Signal 2 (Not used for Centronics I/F)	Receive Machine Set (RMS) 1: RMS On 0: RMS Off
Write Signal 3	Mask Set or Reset 1: Reset 0: Set
Write Signal 4	Input Prime (IP) Set or Reset 1: Reset 0: Set
Write Signal 5	IP and Mask Set or Reset
Read Signal	Read the status of the printer
Write Data	Write data to be printed


Table 2-9 Parallel Printer Controller Instruction Sequence


RECEIVE DATA






DATA BUFFER FULL





NO DATA IS IN THE DATA BUFFER



STORED DATA IS IN THE DATA BUFFER




Figure 2-23 Parallel Printer Controller Interface at Paper Out Status

2.8 KEYBOARD

The Keyboard employs capacitance technology and an 8048, 8-bit microprocessor that performs keyboard scanning and coding functions. It contains 109 keys in three major groupings. The central area is a standard typewriter layout. Above the central area are 22 user-definable function keys in a single row. To the right of the central area are 25 keys that consist of a numeric entry pad and a set of cursor/ control keys.

As shown in Figure 2-24, the Keyboard is arranged as a matrix (8 x 16), with 128 possible X/Y coordinate output combinations (only 109 of which are represented by key positions). The 8048 microprocessor, in combination with an LS74159 decoder chip, produces a scan code output function peculiar to each key position and shift/control status. These scan codes are sent to the Processor PCB on an eight-bit scan data bus designated SD1 through SD8.





Figure 2-24 Keyboard Block Diagram

Pressing a key produces a strobe that latches the corresponding scan code into a key data register or switch (SW) register located on the Processor PCB and generates an interrupt request. Pressing a switch key (such as FNC or SHIFT) is recorded in an SW register on the Processor PCB, the output of which is combined with the key data register to produce the code output.

The CPU I/O address is hexadecimal 48 for the key data register and 4C for the SW register. The CPU can also read the keyboard status at address 4A.

2.8.1 Keyboard Layout and Scan Codes

The Keyboard layout and designated key position numbers are shown in Figure 2-25. The corresponding scan codes are listed in Table 2-10. The scan codes are usually different than the hex codes for the keys. For hex code information, see Appendix D.






Figure 2-25 Keyboard Layout

Table 2-10 Keyboard Scan Codes

KEY	SCAN	KEY	SCAN	KEY	SCAN
POSITION	CODE	POSITION	CODE	POSITION	CODE
1* 2 3 4 5 6 7 8		38 39 40 41 42 43 44 45	9C 98 51 57 45 52 54 59	75 76 77 78 79* 80* 81* 82	4D 2C 2E 2F

KEY Position	SCAN KEY CODE POSITION		SCAN CODE	KEY POSITION	SCAN CODE	
9	87	46	55	83*	<u> </u>	
10	88	47	49	84	9E	
11	89	48	4F	85	FB 6F	
12	8A	49	50	86		
13	8B	50	5B	87	9A	
14	8C	51	5D	88	FF 96	
15	8D	52	5C	89		
16	8E	53	5E	90	FC	
17	8F	54*	_	91	6A	
18	90	55*	-	92	77 78	
19	91	56	41	93		
20	92	57	53	94	79	
21	93	58	44	95	6D	
22	94 59		46	96	F7	
23	95	60	47	97	74	
24	1B	61	48	98	75 76 6B FA	
25	31	62	4A	99		
26	32	63	4B	100		
27	33	64	4C	101		
28	34 65		3A	102	F9	
29	35 66		3B	103	71	
30	36	67	97	104	72	
31	37 68*		-	105	73	
32	38 69		5A	106	FD	
33	39	70	58	107	F8	
34	30 71		43	108	70	
35	35 50 72		56	109	6E	
36	2D	73	42			
37	40	74	4E			

Table 2-10 Keyboard Scan Codes (cont'd)

*Positions 1 (FNC), 54 (CTRL), 55 (CAPSLOCK), 68 and 79 (SHIFT), 80 (GRPH 1), 81 (GRPH 2), and 83 (ALT) must be used with another key to generate a scan code.

2.8.2 Interface

The Keyboard connects with a coiled multiconductor cable to the rear of the Main Unit (see Figure 2-26 and Table 2-11). The cable is a shielded 19-wire design that includes power (+5 Vdc), grounds, and twelve signal lines. The cable is permanently attached to the Keyboard.




Figure 2-26 Keyboard Interface

PIN	SIGNAL				
1	Not used				
2	Not used				
2 3	Keyboard Data 1				
4 5	Keyboard Data 2				
5	Keyboard Data 3				
6	Keyboard Data 4				
7	Keyboard Data 5				
8	Keyboard Data 6				
9	Keyboard Data 7				
10	Keyboard Data 8				
11	Signal Ground				
12	Data Strobe				
13	Signal Ground				
14	Not used				
15	Not used				
16	Switch Strobe				
17	Not used				
18	Not used				
19	Debug				
20	Signal Ground				
21	Signal Ground				
22	Signal Ground				
23	+5 Vdc				
24	+5 Vdc				
25	Not used				
26	Not used				

Table 2-11 Keyboard Interface Lines

2.9 CALENDAR AND CLOCK GENERATOR

The Calendar and Clock Generator is supported by a CMOS Integrated Circuit (IC) (NEC μ PD1990AC). This IC independently registers the month, day of the month, day of the week, hour, minute, and second, and it can receive or send this information from or to the microprocessor. Because this IC carries out all clock functions, it frees the microprocessor from these duties, increasing the capabilities of the microprocessor in other areas.

2.9.1 Circuit Description

As shown in Figure 2-27, the clock generator is driven by a 32.768 kHz crystal oscillator. Should a power break occur, system battery power prevents calendarand-clock data loss. A 14-pin IC encloses all functions.




Figure 2-27 Clock/Calendar Block Diagram

2.9.2 Programming Considerations

Input and output of clock/calendar data is available on command as a 40-bit serial word having the following format.

					LSB
MSB	41.14	8 bits	8 bits	8 bits	8 bits
4 bits	4 bits			minute	second
month	day of wk. date h		hour	minute	

The write/read instruction format is shown in Table 2-12 and Figure 2-28.

INSTRUCTION	READ/ WRITE	I/O ADDRESS	7	6	D/ 5	4 4	BL 3	2	ļ	0	DESCRIPTION
Set Register	w	58	0	0	D 1	C L K	S T B	C2	C1	C0	See Figure 2-28 (1)
Read Data	R	58	-	-	. 1	-	_	-	B A T T	D O	See Figure 2-28 (2)

Table 2-12 Clock/Calendar Instruction Format

COMMAND SUMMARY

(1) SET REGISTER




Figure 2-28 Clock/Calendar Format

2.10 JUMPER SETTINGS

The Processor PCB has four jumpers (TM1, TM2, TM3, and TM4). TM1 is not related to system functions, but to battery replacement. To prevent harm to the diode when replacing the battery, TM1 must be removed.

To adapt the APC interface for a Centronics-type or ODA printer, set TM2, TM3, and TM4 as instructed in Figure 2-29.






Figure 2-29 Processor PCB Jumper Settings



CONTROLLER PCB



Chapter 3 Controller PCB

The Controller PCB (G9PFCU) is the same size and has the same general physical arrangement as the Processor PCB. Like the Processor PCB, it fits into the Mother Board with a 100-pin card-edge socket. It is normally located in the first slot position (closest to the CRT).

Installed on the Controller PCB are five cable connectors: a communications interface connector, a CRT interface connector, an FDD interface connector, a speaker interface connector, and a volume interface connector (see Figure 3-1).

Figure 3-2 shows the functional relationships between the five principal components that occupy the Controller PCB.

- CRT Display control for the 12-inch monochrome or color display -designed around the μPD7220 graphic display controller
- An 8-inch FDD control, that can read from and drive double-sided doubledensity flexible disks or single-sided single-density disks
- Serial I/O device control, supported by the NEC 8251A controller, converts serial data to parallel data and parallel data to serial data -- it can do so synchronously or asynchronously, using half- or full-duplex at various baud rates
- Sound control is supported by Large-Scale Integration (LSI) NEC μPD1771-006 and generates signal beeps and programmed melodies
- Arithmetic processing unit, an optional device, that provides high performance fixed-and-floating-point arithmetic operations and floating-point trigonometric operations.

3.1 MOTHER BOARD/CARD CAGE INTERFACE

For a description of this interface, see Section 2.1.

Controller PCB




Figure 3-1 Controller PCB




Figure 3-2 Controller PCB Block Diagram

3.2 CRT DISPLAY CONTROL

This adapter connects the microprocessor with a 12-inch monochrome or color display. At the heart of this computer-graphics system is the μ PD7220 Graphic Display Controller (GDC), an intelligent LSI microprocessor that carries out the high-speed and repetitive duties required to generate the raster display and manage the display memory. The GDC duties include

- Generating the basic video raster timing (including sync and blanking signals)
- · Video-display-memory modification and data moves
- Calculating display-memory addresses.

Some characteristics of the CRT-control design are

- Display buffer is independent of system memory
- An 80-character by 25-line screen (2000 characters)
- A 26th line reserved for system status information
- Direct drive output
- An 8-dot by 19-dot character box
- A 7-dot by 11-dot character
- 8-dot by 16-dot special programmable characters.

A character generator supplies the video process logic with the information necessary for displaying the characters. Additionally, a special-character generator contains the fonts for user-programmable characters; these are 8 by 16 characters in 8 by 19 character boxes.

In the display-control adapter is a character-code buffer memory that stores character codes or special-character codes (each character has 1 of 256 codes in RAM or 250 codes in ROM, of which 6 in ROM are not assigned) and an attribute-code buffer memory that stores character attributes (each character is associated with one or more of eight attributes). Figure 3-3 shows the functional relationships between the principal components of CRT control.






Figure 3-3 CRT Display Control Block Diagram

3.2.1 Display Buffer Memory

There are 2000 positions on the display screen, and each position is associated with 3 bytes (24 bits) of display buffer memory. Two of the three bytes of data indicate the character code or special-character code for an individual display position. A '1' in the character-set bit (Bit 7) indicates that the character comes from the special (or user programmed) character set (see Figure 3-4).





The character code (or special-character code) indicates to the character generator which of the 256 possible characters to display in a given display position. Also associated with each display position is an attribute code, which requires the third byte of data. The attribute code specifies the absence or presence of eight possible character supplements, which are shown in Table 3-1 and Figure 3-5.

ATTRIBUTE	FUNCTION	COMMENT
GR	Green	Must always equal '1' with monochrome display.
BU	Blue	Character is blue.
R/H	Red/ highlight	Red color (color display)/high- lighted character (monochrome).
RV	Reverse video	Character and Field Video transposed.
BL	Blinking	
VB	Vertical bar	
OB	Over-bar	
UB	Under-bar	
GR, R/H, and BU all equal '0'	Nullify (secret)	No character displayed.


Table 3-1 Attribute Description for Character Attribute Code


BIT NUMBER	7	6	5	4	3	2	1	0
ATTRIBUTE CODE	GR	BU	R/H	RV	BL	VB	OB	UB


Figure 3-5 Bit Map for Character Attribute Code

Therefore, associated with each display position are a character code (or specialcharacter code) and an attribute code. Both codes are stored in different physical areas of the display buffer memory, which is separate from main memory and accessible to only the GDC. This buffer has four 2K x 8-bit CMOS static RAMs for the character-code memory and two 2K x 8-bit CMOS static RAMs for the attribute-code memory.

The logical arrangement of this buffer is seen as a single 4K x 24-bit storage area, with associated character codes and attribute codes logically concatenated into single 24-bit words. Specifically, for any given display unit, the bit address of its character code is identical to that of its attribute code except for Bit 12. Bit 12 is '0' for the character-code address and '1' for the attribute-code address. For example, character-code address '0000' is associated with attribute-code address '1000' because their addresses are identical except for Bit 12. Figure 3-6 is a memory map that shows the organization of the display buffer memory. Notice that Bit 12 determines whether an address accesses a character code (Bit 12 = 0) or a character attribute code (Bit 12 = 1).







Display Position, and Video Screen

3.2.2 Programming Considerations


The GDC has four registers, all of which can be accessed directly or indirectly by the 8086 processor: status register, First-In First-Out (FIFO), command register, and data register. The I/O addresses, functions, and bit maps are summarized in Table

The status register is an 8-bit read-only register. Its I/O address is 80 (HEX). Using the 8086 I/O In command, the status register can be read at any time.

Figure 3-8 is a bit map of the GDC status register. Table 3-3 describes the contents of the status register.

I/O	READ/			I	BIT	MAI	P			
ADDRESS	WRITE	7	6	5	4	3	2	1	0	INSTRUCTION
40	Read	L P	H B	V S	D M A	D W	F E	F F	D R	Read Status Register
40	Write	Р 7	Р 6	Р 5	Р 4	Р 3	Р 2	Р 1	Р 0	Write Parameter Register
42	Read	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	Read Data Register
42	Write	C 7	C 6	C 5	C 4	C 3	C 2	C 1	C 0	Write Command Register
46	Write								C R T	Reset Interrupt Request

Table 3-2 GDC I/O-Address and Bit Map






Table 3-3	Contents of the	GDC Status	Register
-----------	-----------------	-------------------	----------

BIT	DESCRIPTION
0	When this flag is a '1', it indicates that a byte is available to be read by the system microprocessor. This bit must be tested before each read operation. It drops to a '0' while the data is transferred from the FIFO into the microprocessor interface data register.
1	A'l' at this flag indicates a full FIFO in the GDC. A'0' ensures that there is room for at least one byte. This flag needs to be checked before each write into the GDC.
2	This bit and the FIFO-Full flag coordinate system microprocessor accesses with the GDC FIFO. When the bit is'1', the Empty flag ensures that the commands and parameters previously sent to the GDC have been processed.
3	While the GDC is drawing a graphics figure, this status bit is a '1'.
4	This bit is a 'l' during DMA data transfers.
5	Vertical retrace sync occurs while this flag is a '1'. The vertical sync flag coordinates display format modifying commands to the blanked interval surrounding vertical sync. This eliminates display disturbances.
6	A '1' value for this flag signifies that horizontal retrace blanking is currently underway.
7	Not used.

The FIFO is an internal buffer of the GDC that stores microprocessor commands. Access to the FIFO is coordinated through flags in the status register. The command processor fetches command bytes from the FIFO and interprets them. The command bytes are decoded and succeeding parameters are distributed to their proper destinations within the GDC. The command processor yields to the bus interface when both access the FIFO simultaneously. The Parameter RAM stores parameters that are used repetitively during the display and drawing processes.

Table 3-4 defines the GDC abbreviations and symbols. Table 3-5 lists and describes the GDC commands. Table 3-6 lists the command constants. The APC uses the GDC in Character Mode only.

SYMBOL	NAME	DESCRIPTION					
A0 TO A15	Address 0 to Address 15	Controls display position of cursor.					
BLD	Blinking Disable	Cursor blinks (BLD = 0) or does not blink (BLD = 1).					
BL	Blinking Rate	Controls frequency of blinking.					
CF1	Cursor Finish	Controls at which line the cursor finishes.					
CHR	Character Mode	Character Mode (CHR) and Graphic Mode (G) define the display modes as follows:					
		CHRGMode00Character Mode 010Character Mode 101Not Used					
CIR	Circle	Indicates that a circle is being drawn if $CIR = 1$.					
CSR	Display Cursor	Controls presence (CSR = 1) or absence (CSR = 0) of the cursor.					
CST	Cursor Start	Controls at which line the cursor starts.					
C/R	Character Per Row	Defines horizontal display period.					

Table 3-4 GDC Symbols

SYMBOL	NAME	DESCRIPTION
DE	Display Enable	Controls display start ($DE = 1$) or display stop ($DE = 0$).
DIR	Direction	Controls drawing direction.
D	Dynamic RAM	D = 1 implies display buffer consists of dynamic RAM; otherwise ($D = 0$) consists of static RAM.
F	Flashless Mode	Controls for flashless drawing $(F = 1)$ or flashing drawing $(F = 0)$.
G	Graphic Mode	Not used; see CHR.
НВР	Horizontal Back Porch	Defines the amount of left horizontal blanking time.
HFP	Horizontal Front Porch	Defines the amount of right horizontal blanking time.
HOS	Horizontal Sync	Horizontal sync occurs when HOS = 1.
I	Interlace	Display is interlaced $(I = 1)$ or not inter- laced $(I = 0)$.
LIN	Line	LIN = 1 indicates that line is being drawn.
L/F	Lines Per Frame	Defines the number of lines in the vertical display period.
L/R	Lines Per Row	L/R defines the number of lines in each row.
М	Master	M = 0 indicates GDC is in multi (slave)- mode; $M = 1$ indicates single (master)- mode. The APC only uses master mode.

Table 3-4 GDC Symbols (cont'd)

SYMBOL	NAME	DESCRIPTION
MOD	Modify	Controls data that is accessed by CODEW command or CODER command.
RAD	RAM Address	RAD defines the RAM address that stores the scroll address.
REC	Rectangle	REC = 1 indicates that a rectangle is being drawn.
S	Shrink	Affects line center ($S = 1$).
SL0 to SL9	Scroll Line	Controls scroll-line count.
SLA	Slant	Controls slant of text or drawing.
VBP	Vertical Back Porch	Defines the amount of upper vertical blanking time.
VES	Vertical Sync	Vertical sync occurs when $VES = 1$.
VFP	Vertical Front Porch	Defines the amount of lower vertical blanking time.

Table 3-4 GDC Symbols (cont'd)

		12	une 5	-5 0	Det	John	iunu.		
COMMAND/				ATA					
PARAMETER	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
				SVN	NC SE	T			Sets parameters for
С	0	0	0	0	1	1	1	DE	synchronization of
P1	0		CHR		I	D	Ġ	S	signals.
P1 P2	0			C/R-		2	-	-	
P2 P3		VSI -				HS -		->	
P4	-	HEP-			_	-> \	/SH ·	->	
P5	0								
P6	0							->	
P7	-							->	
P8	-	VBP-					L/F -	->	
10									
			M	ASTI	ER/S	LAVE	3		Selects master or slave
С	0	1	1	0	1	1	1	М	video synchronization
									mode.
				P	ESET	-			Resets the GDC to its
с	0	0	0	0		0	0	0	idle state and specifies
C	0	0	0	U	v	Ŭ			video-display format.
				DISI	PSTA	RT			Starts the display
С	0	1	1	0	1	0	1	1	scanning process.
				DIS	P ST A	RT			
с	0	0	0		1		0	1	
C	0	0	U	U					
				DIS	SP ST	OP			Stops the display
С	0	0	0	0	1	1	0	0	scanning process.
1000 144									
					MOC				Specifies zoom coeffi-
C	0	1	0	0		1	1	0	cients for the display
Р	-	-ZR-			-	-ZW·			and graphics-
									character writing.
				(CSR V	v			Sets the position of
С	0	1	0	0	1	0	0	1	the cursor in display
P1	A7	A6	A5	A4	A3	A2	A1	A0	memory.
P2				A12		A10	A9	A8	

Table 3-5 GDC Commands

DATA BUS COMMAND/ REMARKS D7 D6 D5 D4 D3 D2 D1 D0 PARAMETER Specifies the height CSR DISP of the cursor and the 1 0 1 0 1 0 0 1 C character row. <____L/R___ 0 CSR 0 P1 - CST -> -BL- BD-P2 -BL-> – CFI P3 Specifies parameters SCROLL W for scroll: defines the -RA--> 1 1 1 starting addresses and 0 C A4 A3 A2 A0 A1 A5 A6 A7 lengths of the display P1 A8 A15 A14 A13 A12 A11 A10 A9 areas and specifies the P2 0 0 SL3 SL2 SL1 SL0 0 0 eight bytes for the P3 IM SL9 SL8 SL7 SL6 SL5 SL4 0 graphics character. P4 A0 A1 A2 A6 A5 A4 A3 A7 **P5** A15 A14 A13 A12 A11 A10 A9 A8 P6 0 0 SL3 SL2 SL1 SL0 0 0 P7 IM SL9 SL8 SL7 SL6 SL5 SL4 0 **P8** Writes the character-CODEW code data into the 0 **▲**MOD→ 0 0 1 0 0 C display memory. C5 C4 C3 C2 C1 C0 C6 C7 P1 C15 C14 C13 C12 C11 C10 C9 C8 P2 Writes the low-order LOW BYTE CODEW byte of the 0 **←**MOD→ 0 1 0 1 0 character-code data C C5 C4 C3 C2 C1 C0 C6 C7 P1 into the display memory. Writes the high-order HIGH BYTE CODEW byte of the 0 -MOD-1 1 0 1 character code data 0 C C15 C14 C13 C12 C11 C10 C9 C8 into the display P1 memory.

Table 3-5 GDC Commands (cont'd)

COMMAND/			DA	TA BU	JS				DEMARKS
PARAMETER	D7	D6	D5	D4	D3	D2	D1	D0	REMARKS
				PITCI	HW				Specifies the width
	0	1	0	0	0	1	1	1	of the X dimension
С	P7	P6	P5	P4	P3	P2	P1	PO	of the display
P1	F/	10	15						memory.
				MAS	ĸw				Sets the mask
			0	0	1	0	1	0	register contents.
С	0	MAG		MA4	MA3	MA2	MA1	MA0	
P1	MA/ MA15	MAG	MA13	MA12					
P2	MAIS	MA14	WIA15	WIATZ					
				VEC	ΤW				Vector parameters
С	0	1	0	0	1	1	0	0	set: specifies the
PI	SL	R	С	Т	L		-DIR-		parameters for the
P2	DC7	DC6	DC5	DC4	DC3			DC0	drawing processor.
P3		DGD	DC13	DC12	DC11	DC10			
P4	D7	D6	D5	D4	D3	D2	DI	D0	
P5			D13	D12	D11	D10	D9	D8	
P6	D27	D26	D25	D24	D23	D22	D21	D20	
P7			D213	D212	D211	D210		D28	
P8	D17	D16	D15	D14	D13	D12	D11	D10	
P9				D112				D18	
P10	DM7	DM6	DM5	DM4	DM3			DM0	
P11			DM13	DM12	DM1	DM10	DM9	9 DM8	The second second
			,	WORD	COD	ER			Reads the
С	1	0	1	0	0	0	← M	IOD >	
									from the display memory.
			10	W BY	TE CO	DER			Reads the low-
С	1	0	1	1	0	0	-	10D >	order byte of the
C									character-code dat from the display memory.

Table 3-5 GDC Commands (cont'd)

COMMAND/				DAT	A BU	S			
PARAMETER	D7	D6	D5	D4	D3	D2	DI	D0	REMARKS
С	1	0	HI 1	GH I 1	BYTE 1			0D->	Reads the high- order byte of the character-code data from the display memory.
С	1	1	1	0	CSR I	R 0	0	0	Reads the display position of the cursor
С	0	0	1	WOR 0	D DF 0	~		OD≯	Requests a DMA write transfer for the entire word.
С	0	0	LC 1	OW B	YTE 0			OD≁	Requests a DMA write transfer for the low-order byte only.
С	0	0	HI 1	GH B 1	YTE 1			OD≁	Requests a DMA write transfer for the high-order byte only.
С	1	0	1	WOF 0	D DI	10-0-00 Carlo		OD→	Requests a DMA read transfer for the entire word.
С	1	0	LO 1	OW B	YTE 0		0.2	OD→	Requests a DMA read transfer for the low-order byte only.
С	1	0	HI 1	GH I 1	BYTE 1			OD→	Requests a DMA read transfer for the high-order byte only.

Table 3-5 GDC Commands (cont'd)

COMMAND/ PARAMETER	SETTING VALUE (HEX)	REMARKS					
С	SYNCSET	Character display mode '0': no					
P1	10	interlace, flashless drawing, static					
P2	4E	RAM, 80 characters per row					
P3	52						
P4	0E						
P5	06						
P6	13						
P7	EE						
P8	45						
С	Master/slave	Master versus slave video synchronization					
C P1	ZOOM W 00	Zooming disabled					
C P1 P2 P3	CSR DISP 12 C1 8B	Blinking block cursor					
C P1	PITCH W 50	80 characters per row					
С	MASK W						
P1	FF						
P2	FF						

Table 3-6 GDC Command Constants

3.3 CRT DISPLAY UNIT

The CRT Display unit consists of a chassis-mounted circuit, a 12-inch monochrome or color CRT Display, Controller PCB, and internal power unit.

The monochrome or color display units connect to the Controller PCB (see Figures 3-9 and 3-10).

Controller PCB





Figure 3-9 Monochrome-CRT Display Interface



PIN ASSIGNMENT

4, 6, 8 NOT USED 4, 6, 8 12 HORIZONTAL DRIVE 12 13 VIDEO (RED) 13 COLOR 14, 15 GROUND 13 COLOR 16 VIDEO (GREEN) 16 UNIT 17 GROUND 16 17 18 VERTICAL DRIVE 18 19 VIDEO (BLUE) 19		1, 3, 5, 7, 9, 10, 11 GROUND	1, 3, 5, 7, 9, 10, 11
12 HORIZONTAL DRIVE 12 13 VIDEO (RED) 12 14, 15 GROUND 13 COLOR CRT 16 VIDEO (GREEN) 14, 15 DISPLA UNIT 17 GROUND 16 18 VERTICAL DRIVE 18 19 VIDEO (BLUE) 19		4, 6, 8 NOT USED	
13 VIDEO (RED) 13 COLOR CRT 14, 15 GROUND 13 COLOR CRT 16 VIDEO (GREEN) 14, 15 DISPLA UNIT 17 GROUND 16 18 VERTICAL DRIVE 18 19 VIDEO (BLUE) 19		12 HORIZONTAL DRIVE	
CN4 14, 15 GROUND CR1 16 VIDEO (GREEN) 14, 15 DISPLA 17 GROUND 16 UNIT 18 VERTICAL DRIVE 18 19 VIDEO (BLUE) 19		13 VIDEO (RED)	COLOR
16VIDEO (GREEN)10UNIT17GROUND161718VERTICAL DRIVE1819VIDEO (BLUE)19	CN4	14, 15 GROUND	CRI
17GROUND1718VERTICAL DRIVE1819VIDEO (BLUE)19		16 VIDEO (GREEN)	UNIT
18VERTICAL DRIVE1819VIDEO (BLUE)19		17 GROUND	
19 VIDEO (BLUE) 19		18 VERTICAL DRIVE	
		19 VIDEO (BLUE)	
20 GROOND 20		20 GROUND	

Figure 3-10 Color-CRT Display Interface

Another internal cable, the power supply cable, carries 115 Vac power from the system power supply to the internal power supply of the CRT Display. This internal power unit provides the CRT Display with +12 Vdc.

The following items are the principal operating characteristics of the monochrome CRT Display.

- *Display control*. A brightness control knob is available to the operator on the front of the unit.
- Monochrome Display screen. The Monochrome CRT Display employs a yellow-green, long-persistence phosphor (P39) and has a reduced-glare surface. The display format is 80 characters wide by 25 lines high plus one status line. Each standard character consists of a 7 (width)-by-11 (height) dot matrix. Special characters can be as large as 8-by-16 dots. The screen is composed of 475 lines of vertical resolution.
- Color Display screen. The Color Display has an 8-color, high-resolution, reduced-glare screen.
- Horizontal drive. This positive level, TTL compatible frequency is 22.727 kHz. The minimum pulse width is 3 μ s.
- Vertical drive. This frequency is 41.5 Hz and is negative level/TTL compatible.
- *Video signal*. The video signal is positive level with a 50-ns minimum pulse width.
- CRT Display interface.

3.4 FLEXIBLE DISK DRIVE CONTROLLER

The APC has space and power for two 8-inch FDDs. The drives are soft-sectored and two-sided, with 77 cylinders (0 to 76). They use Modified Frequency Modulation (MFM) coded in 256 byte sectors (except index track), giving an unformatted capacity of about 1.2 MB per drive. They have a track access time of 5 ms.

The 8-inch Flexible Disk Drive Controller (FDC) on the Controller PCB attaches to the FDD with an internal flat cable, which is daisy-chained if there are two FDDs.

The FDC is designed for double-density MFM-coded drives, uses write precompensation, and employs the NEC μ PD765. The FDC uses DMA for record-data transfers. An interrupt level indicates completed operation or a status condition that requires processor attention.

Figure 3-11 is a functional block diagram of the FDC. This controller contains two registers that can be accessed by the main processor: a status register and a data register. The 8-bit main status register contains the status information of the FDC and can be accessed at any time. This register facilitates the transfer of data between the processor and FDC. It can be read only. Table 3-7 summarizes the bit functions of the main status register.

The 8-bit data register (which actually consists of several registers in a stack with only one register presented to the data bus at a time) stores data, commands, parameters, and FDD status information. Data bytes are written into the data register to program the FDC and are read out of it to obtain results after a command.

The FDC can perform 15 different commands. Each command is initiated by a multibyte transfer from the processor, and the result after execution of the command can also be a multibyte transfer back to the processor. Because of this multibyte interchange of information between the FDC and the processor, each command can be considered in three phases.

- Command Phase The FDC receives all information required to perform a
 particular operation from the processor.
- Execution Phase The FDC performs the operation.
- Result Phase Status and other housekeeping information are made available to the processor.




Figure 3-11 FDC Block Diagram

BIT NUMBER	NAME	SYMBOL	DESCRIPTION
DB0	FDD A Busy	DAB	FDD A is in the Seek Mode.
DB1	FDD B Busy	DBB	FDD B is in the Seek Mode.
DB2	FDD C Busy	DCB	Not used.
DB3	FDD D Busy	DDB	Not used.
DB4	FDC Busy	СВ	A read or write command is in process.
DB5	Non-DMA Mode	NDM	The FDC is in the Non-DMA Mode.
DB6	Data Input/ Output	DIO	Indicates direction of data transfer between the FDC and the proces- sor. $DIO = '1'$ indicates transfer is from FDC data register to the processor; $DIO = '0'$ indicates transfer is from processor to FDC data register.
DB7	Request for Master	RQM	Indicates Data Register is ready to send or receive data to or from the processor. Both bits DIO and RQM should be used to perform the handshaking functions of "ready" and "direction" to the processor.

Table 3-7 Bit Description of the FDC Main Status Register

Figure 3-12 is a timing diagram that defines the timing of this three-phase command process.




Figure 3-12 FDC Timing Diagram

3.4.1 Programming Considerations

Table 3-8 defines the symbols used in the FDC command summary given in Table 3-9. Tables 3-10, 3-11, 3-12 and 3-13 define the bit functions of the command status registers. Table 3-14 lists the I/O addresses and functions of the FDC registers.

SYMBOL	NAME	DESCRIPTION
A0	Address Line 0	Controls the selection of the Main Status Register (A0=0) or Data Register (A0=1).
С	Cylinder Number	Specifies the selected cylinder number.
D	Data	Specifies the data pattern that is going to be written into a sector.
D7 to D0	Data Bus	8-bit Data Bus, where D7 is the most significant bit, and D0 is the least significant bit.
DTL	Data Length	When N is defined as 00, DTL is the data length that users are going to read out or write into the sector.
EOT	End of Track	Indicates the final sector number on a cylinder.

Table 3-8 FDC Symbols

SYMBOL	NAME	DESCRIPTION
GPL	Gap Length	Specifies length of Gap 3 (spacing between sectors excluding VCO Sync. Field).
Н	Head Address	Specifies the head number 0 or 1, as specified in the ID field.
HD	Head	Specifies the selected head number 0 or 1. ($H = HD$ in all command words.)
HLT	Head Load Time	Indicates the head load time in the FDD (2 to 256 ms in 2-ms increments).
HUT	Head Unload Time	Indicates the head unload time after a read or write operation has occurred (0 to 240 ms in 16-ms increments).
MF	FM or MFM Mode	If MF is Low, FM Mode is selected; if High, MFM Mode is selected only if MFM is implemented.
MT	Multi-Track	If MT is High, a multitrack operation is to be performed. (A cylinder under both HD0 and HD1 is read or written.)
N	Number	Specifies the number of data bytes writ- ten in a sector.
NCN	New Cylinder Number	New cylinder number, which is going to be reached as a result of the Seek opera- tion. Desired position of head.
ND	Non-DMA Mode	Signals that operation is Non-DMA Mode.
PCN	Present Cylinder Number	Designates cylinder number at the completion of Sense Interrupt Status Command, indicating the position of the head at present time.

Table 3-8 FDC Symbols (cont'd)

SYMBOL	NAME	DESCRIPTION
R	Record	Specifies the sector number, which is read or written.
R/W	Read/Write	Specifies the Read (R) or Write (W) signal.
SC	Sector	Indicates the number of sectors per cylinder.
SK	Skip	Specifies the Skip Deleted Data Address Mark.
SRT	Step Rate Time	Specifies the Stepping Rate for the FDD (1 to 16 ms in 1-ms increments).
ST 0	Status 0	Specifies which of four registers will
ST 1	Status 1	store the status information after a
ST 2 ST 3	Status 2 Status 3	command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status register (selected by $A0 = 0$). ST 0 to 3 can be read only after a command has been executed. They contain information relevant to that particular command.
STP	Scan Test	During a Scan operation, if $STP = 1$, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA). If $STP = 2$, then alternate sectors are read and compared.
US0, US1	Unit Select	Specifies the selected drive number.

Table 3-8 FDC Symbols (cont'd)

	READ/					TA BL	JS	D1	D0	REMARKS
PHASE	WRITE	D7	D6	D5	D4	D3	D2	DI	Du	T.L.T.T.
Command	W W W W W W W W	MT X	MF X	SK X	REA 0 X	D DA 0 X C H R N EOT GPL DTL	TA 1 HD	1 US1	0 US0	Command Codes Sector ID information prior to Command execution
Execution										Data transfer between the FDD and main system
Result	R R R R R R R					ST0 ST1 ST2 C H R N				Status information after Command execution Sector ID information after Command execution
Command	d W W W W W W W W W W	M	T M	F S	К () 1	K HI T L	ATA 0 0 USI	0 US(Sector ID information prior to Command execution
Executio	n									Data transfer between the FDD and main system
Result	R R R R R R R					H	1			Status information after command execution Sector ID information after command execution

Table 3-9 FDC Commands

3-27

	READ/									
PHASE	WRITE	D7	D6	D5	D4	D3	D2	DI	D0	REMARKS
					WRIT	EDA	ТА			
Command	W	MT	MF	0	0		1	0	1	Command Codes
	W	X	X	X	X		HD	US1	US0	
	W					C				Sector ID information
	W					Н				to command execution
	W					R				
	W					Ν				
	W					EOT				
	W					GPL				
	W				I	DTL				
Execution										Data transfer between
Excention										the main system and
										FDD
										100
Result	R					ST0				Status information after
	R					ST1				command execution
	R					ST2				
	R					С				Sector ID information
	R					Н				after command
	R					R				execution
	R					N				
			V	VRIT	E DE	LETE	DDA	TA		
Command	W	MT	MF	0	0	1	0	0	1	Command Codes
	W	X	Х	X	Х	Х	HD	US1	US0	
	W					C				Sector ID information
	W					Н				prior to command
	W					R				execution
	W					Ν				
	W					TOE				
	W					GPL				
	W				I	DTL				
Execution										Data transfer between
										FDD and main system
Result	R					ST0				Status ID information
Result	R					STU ST1				after command
1.1.1.1.1.1.1	R					ST2				execution
	R					C				Sector ID information
	R					Н				after command
	R					R				execution
	R					N				

Table 3-9 FDC Commands (cont'd)

PHASE	READ/ WRITE	D7	D6	D5	DA	TA BI	US	DI	D0	DEMARKS
THASE	WRITE	D/	Do	DS	D4	DS	DZ	DI	Du	REMARKS
Command	W W W W W W W	0 X	MF X		0 X	A TR 0 X C H R N EOT GPL DTL	ACK 0 HD	l US1	0 US0	Command Codes Sector ID information prior to command execution
Execution										Data transfer between the FDD and main system. FDD reads all of cylinders contents from index hole to EOT
Result	R R R R R R R					ST0 ST1 ST2 C H R N				Status information after command execution Sector ID information after command execution
Command	w w	0 X	MF X	0 X	RE 0 X	AD IE 1 X	0	l USI	0 US0	Command Codes
Execution										The first correct ID information on the cylinder is stored in data register
Result	R R R R R R				0.01	ST0 ST1 ST2 C H R N				Status information after command execution Sector ID information during execution phase

Table 3-9 FDC Commands (cont'd)

	anin/				DA	TA BL	JS			REMARKS
PHASE	READ/ WRITE	D7	D6	D5	D4	D3	D2	DI	D0	REMARKO
Command	W W W W W	0 X	MF X	F0 X	ORM 0 X	1	RACK I HD	0 US1	0 US0	Command Codes Bytes/Sector Sector/Track Gap 3 filler byte FDC formats an entire cylinder
Result	R R R R R R R					ST0 ST1 ST2 C H R N				Status information after command execution In this case, the ID information has no meaning
Command			T M (X		К	AN EC 1 C C H R N EO GP ST	K HI T L	0 US1	1 US0	Sector ID information prior to command execution
Executio										Data compared between the FDD and main system
Result	R R R R R R R					S' (ГО Г1 Г2 С Н R N			Status information afte command execution Sector ID information

Table 3-9 FDC Commands (cont'd)

	READ/				DA	TA BI	US			
PHASE	WRITE	D7	D6	D5	D4	D3	D2	DI	D0	REMARKS
				SCAN	LO	W OR	EQU	AL	_	
Command	W	MT	MF	SK	1			0	1	Command Codes
	W	Х	Х	Х	Х		HD	USI	US0	Section ID information
	W					С				prior to command
	W W					H R				execution
1.1	W					N				excention
	W					EOT				
	W					GPL				
	W					STP			2	
Execution										Data compared between the FDD and main system
Result	R					ST0				Status information after
Result	R					STI			. 6. 6	command execution
	R					ST2				
	R					С				Sector ID information
	R					Н				after command execution
	R	1.1				R N				execution
	R					IN				
							REQU	JAL		C I Color
Command	W	10000	MF		1		1		1	Command Codes
	W	X	Х	х	Х	X C	HD	US1	US0	Sector ID information
	WW					Н				prior to command
	W					R				execution
	w					N				
	W					EOT				
	W					GPL				Cash La cash ann an
	W					STP				
Execution		1.1								Data compared betwee
										the FDD and main
										system
Result	R					ST0				Status information after
Result	R					ST1				command execution
	R					ST2				
	R					С				Sector ID information
	R					Н				after command
	R					R				execution
	R				1	N				

Table 3-9 FDC Commands (cont'd)

	READ/									
PHASE	WRITE	D7	D6	D5	D4	D3	D2	DI	D0	REMARKS
				R	ECA	LIBR	ATE			
Command	W	0	0	0	0		1	1	1	Command Codes
	W	Х	Х	Х	Х	Х	0	US1	US0	
Execution										Head retracted to
No Result										track 0
Phase										
			SE	NSE	INTE	RRU	PT ST	ATUS		
Command	W	0	0	0	0	1	0	0	0	Command Code
Result	R					ST0				Status information
	R					PCN				about the FDD at the end of seek operation
										end of seek operation
					SP	ECIF	Y			
Command	W	0	0	0	0	0	0		1	Command Codes
	W	-	-SRT		-,	-		-HUT		
	W	-	1	HLT -					ND	
No Result		2.4								
Phase										
							STAT			
Command	W	0	0		0	0	1	0	0	Command Codes
	W	X	Х	Х	Х	ST3	HD	US1	US0	Status information
Result	R					515				about FDD
		0	0	0		SEEK 1		1	1	Command Codes
Command	WW	X	x		X			USI		Commune crees
	W	-				NCN		-		
Execution	100									Head is positioned ove
	1.2.1.1									proper cylinder on diskette
No Result										diskette
Phase										
-						VAL				Invalid command code
Command	W				Inva	alid Co	odes			(NoOp - FDC goes into
										standby state)
Result	R					ST0				ST0 = 80

Table 3-9 FDC Commands (cont'd)

Table 3-10 FDC Status Regist	ter u	
------------------------------	-------	--

NUMBER	BIT NAME	SYMBOL	DESCRIPTION
D7 D6	Interrupt Code	IC	D7 = 0 and $D6 = 0Normal termination (NT) ofcommand. Command was completedand properly executed.D7 = 0$ and $D6 = 1Abnormal termination (AT) ofcommand. Execution of commandwas started, but not successfullycompleted.D7 = 1$ and $D6 = 0Invalid command issue (IC). Com-mand which was issued was neverstarted.D7 = 1$ and $D6 = 1Abnormal termination because dur-ing command execution the readysignal from FDD changedstate.$
D5	Seek End	SE	When the FDC completes the Seek command, this flag is set to 1 (High).
D4	Equipment Check	EC	If a fault signal is received from the FDD, or if the track 0 signal fails to occur after 77 step pulses (recalibrate command), then this flag is set.
D3	Not Ready	NR	When the FDD is in the not-ready state and a read or write command is issued, this flag is set. If a read or write command is issued to side 1 of a single sided drive, then this flag is set.
D2	Head Address	HD	This flag is used to indicate the state of the head at interrupt
D1 D0	Unit Select 1 Unit Select 0	US 1 US 0	These flags are used to indicate a Drive Unit number at interrupt.

NUMBER	BIT NAME	SYMBOL	DESCRIPTION
D7	End of Cylinder	EN	When the FDC tries to access a sector beyond the final sector of a cylinder, this flag is set.
D6	_	_	Not used. This bit is always 0 (Low).
D5	Data Error	DE	When the FDC detects a CRC error in either the ID field or the data field, this flag is set.
D4	Over Run	OR	If the FDC is not serviced by the main systems during data transfers within a certain time interval, this flag is set.
D3	_	_	Not used. This bit is always 0 (Low).
D2	No Data	ND	During execution of a Read Data, Write Deleted Data, or Scan com- mand, if the FDC cannot find the sector specified in the ID register, this flag is set. During execution of the Read ID command, if the FDC cannot read the ID field without an error, then this flag is set. During the execution of the Read-a- Cylinder command, if the starting sector cannot be found, then this flag is set.
D1	Not Writable	NW	During Execution of a Write Data, Write Deleted Data, or Format a Cylinder command, if the FDC detects a write protect signal from the FDD, then this flag is set.
D0	Missing Address Mark	MA	If the FDC cannot detect the ID Address Mark, this flag is set. Also at the same time, the MD Flag of Status Register 2 is set.

Table 3-11 FDC Status Register 1

Table 3-12 FDC Status Register 2

-	1BER	BIT NAME	SYMBO	L DESCRIPTION
D	97 96	— Control Mark	-	Not Used. This bit is always 0 (Low).
D	5		СМ	During execution of the Read Data or Scan command, if the FDC encounters a sector that contains a Deleted Data Address Mark, this flag is set.
		Data Error in Data Field	DD	If the FDC detects a CRC error in the data, then this flag is set.
D4		Wrong Cylinder	WC	This bit is related with the ND bit, and when the contents of C on the medium are different from that stored in the ID Register, this flag is set.
D3		Scan Equal Hit	SH	During execution of the Scan command, if the condition of "equal" is satisfied, this flag is set.
D2		Scan Not Satisfied	SN	During execution of the Scan command, if the FDC cannot find a sector on the cylinder that meets the condition, then this flag is set.
DI		3ad Cylinder	BC	This bit is related with the ND bit, and when the contents of C on the medium are different from that stored in the ID Register and the content of C is FF, then this flag is set.
D0	A	lissing ddress Mark Data Field	MD	When data is read from the medium, if the FDC cannot find a Data Address Mark or Deleted Data Address Mark, then this flag is set.

NUMBER	BIT NAME	SYMBOL	DESCRIPTION
D7	Fault	FT	Indicates the status of the Fault signal from the FDD.
D6	Write Protected	WP	Indicates the status of the Write Protected signal from the FDD.
D5	Ready	RY	Indicates the status of the Ready signal from the FDD.
D4	Track 0	T0	Indicates the status of the Track 0 signal from the FDD.
D3	Two Side	TS	Indicates the status of the Two Side signal from the FDD.
D2	Head Address	HD	Indicates the status of Side Select signal to the FDD.
DI	Unit Select 1	US 1	Indicates the status of the Unit Select 1 signal to the FDD.
D0	Unit Select 0	US 0	Indicates the status of the Unit Select 0 signal to the FDD.

Table 3-13 FDC Status Register 3

Table 3-14 FDC Register I/O Addresses and Functions

I/O ADDRESS	READ/ WRITE	FUNCTION
50	Read	Read-Status Register
52	Read	Read-Data Register
52	Write	Write-Data Register

3-36

3.4.2 Drive A and B Interface

All signals are TTL compatible, and all outputs are driven by open-collector gates. The drives provide termination networks; each input is terminated with a 150-ohm resistor. The output signals are described in Table 3-15, the input signals are described in Table 3-16.

SIGNAL	DRIVER	DESCRIPTION
Drive Select A and B	7445	When the line associated with a drive is not active, these two lines are used by Drives A and B to degate all drivers to the adapter and all receivers from the attachment.
Step	7406	The selected drive moves the read/write head one cylinder in or out (according to the direction-line signal) for each pulse present on this line.
Direction	7406	For each recognized pulse of the step line, the read/write head moves one cylinder toward the spindle if this line is active, and away from the spin- dle if this line is inactive.
Write Data	7406	For each inactive-to-active transition of this line (while Write Enable is active), the selected drive causes a flux change to be stored on the disk.
Write Gate	7406	Unless this line is active, the drive disables the write current for the head.
Head Load	7406	While this line is active, the drive loads the read/ write head.
Side Select	7406	The read/write head selects which side of the flexible disk to read/write. 0 = head 0 1 = head 1
M/FM	7406	This signal selects the Code-Reading Mode, FM or MFM. 0 = FM Mode 1 = MFM Mode

Table 3-15	Output	Signal	S
------------	--------	--------	---

SIGNAL	DRIVER	DESCRIPTION
VFO Sync	7406	This signal enables or disables the VFO Circuit Mode. 0 = enable 1 = disable
Low Current	7406	This line relays head-position information to the drive.
File-Unsafe Reset	7406	This line resets a drive if it is in fault status.

Table 3-15 Output Signals (cont'd)

Table 3-16 Input Signals

SIGNAL	DESCRIPTION
Index	The selected drive supplies one pulse per disk revolution on this line.
Write Protect	The selected drive activates this line when a write pro- tected diskette is mounted in the drive.
Track 0	The selected drive activates this line when the read/write head is over Track 0.
Read Data	The selected drive supplies a pulse on this line for each flux change encountered on the disk; it relays data from the flexible disk.
Ready	This line becomes active when the selected drive is ready.
Dual Side	When a dual-sided disk is mounted on the drive, this line becomes active.
File Unsafe	If the drive is in a fault state, the selected drive activates this line.
Data Window	The selected drive combines read data with clock data, which allows the FDC to discriminate data from read data.

3.5 FDD UNIT

The 8-inch FDD is a two-sided, double-density unit that can read from and write to one-sided and single-density flexible disks as well. The FDD can read and record digital data using either FM or MFM. Signal transfer is in the VFO Mode.

The FDD unit attaches to the FDC with the signal cable and the flexible disk interface connector, which is located on the Controller PCB (see Figure 3-1). A power cable connects each FDD unit to the APC power supply.

To enable disk reading, insert a disk, and close the front latch; this causes the drive hub to clamp the disk and turn it at 360 rpm. When an index sensor detects the index hole, it activates a signal. The stepper motor positions the read/write heads over the desired tracks for reading.

3.5.1 Specifications

The FDD specifications are listed in Table 3-17.

CHARACTERISTIC	SPECIFICATION
Transfer Rate	
FM	31.25 KB/sec
MFM	62.5 KB/sec
Disk Speed	360 rpm
Seek Time	5 ms track to track
Seek Settling Time	15 ms
Head-Load Time	50 ms
Tracks Per Inch	48
Maximum Bits Per Inch	
FM	3.408
MFM	6.816
Recording Mode	FM or MFM

Table 3-17 FDD Specific	cations
-------------------------	---------

CHARACTERISTIC	SPECIFICATION
Dimensions Height Width Depth Weight	8.55 in. (217.2 mm) 2.28 in. (58.0 mm) 12.73 in. (323.0 mm) 7.7 lb (3.5 lb)
Operating Temperature Range	50 to 113° F (10 to 45° C)
Relative Humidity Tolerance Range	20 to 80%
Power	+24 Vdc ±10% 0.75 A (starting) 0.90 A (average) +5 Vdc ±5% 0.8 A -5 Vdc ±5% 0.07A
Power Consumption	28 W (maximum)
Error Rate Recoverable Non-Recoverable Seeks	1 per 10 ⁹ 1 per 1012 1 per 10 ⁶

Table 3-17 FDD Specifications (cont'd)

3.5.2 Interface

Figure 3-13 shows the signal connector interface and pin assignments; Figure 3-14 illustrates the power connector interface and pin assignments.

3.5.3 Terminations and Jumper Settings

The location and installation of the termination resistor modules are shown in Figure 3-15, and the jumper location and jumper setting are shown in Figure 3-16.




Figure 3-13 FDD Signal Connector Interface and Pin Assignments

3-41




Figure 3-14 FDD Power Connector Interface and Pin Assignments




Figure 3-15 FDD Termination Resistor Modules, Location and Installation




Figure 3-16 FDD Jumper, Location and Proper Setting

3.6 SERIAL I/O COMMUNICATIONS CONTROLLER

Supported by the 8251A USART controller, this communications interface circuit is programmed by the CPU to operate using synchronous, asynchronous, or business-machine serial-data-transmission techniques. Basically, the serial I/O device converts parallel data of the microprocessor into serial data and vice versa and generates appropriate supervisory lines to interface with a modem or other external peripheral devices.

3.6.1 Specifications

Table 3-18 lists the specifications for the Serial I/O Communications Controller.

3.6.2 Circuit Description

A functional block diagram of the serial I/O device is shown in Figure 3-17. Table 3-19 lists the serial I/O commands.

3.6.3 Interface

The serial I/O connects to the APC rear panel with a 26-pin cable connector, designated CN3 on the Controller PCB. The other end of the 26-pin cable connects to a 36-pin D-type connector similar to the printer connector. Table 3-20 lists and Figure 3-18 shows the pin assignments of all the cables. Table 3-21 explains the interface signals.

3.6.4 Programming Considerations

Operation of the 8251A processor is programmed by two 8-bit control words:

- A mode instruction word, which is the first word written into the 8251A after reset
- A command instruction word, which defines the operation to be performed.

Characteristics	Specifications					
Processor Channel Transmission Mode Synchronization Interface Line Speed Asynchronous Mode	NEC 8251A 1 Half-Duplex or Full-Duplex Synchronous or Asynchronous EIA RS-232C 50 to 19.2K Baud					
Synchronous Mode Business Machine	50 to 19.2K Baud 1200 Baud					

Table 3-18 Serial I/O Communications Controller Specifications




Figure 3-17 Serial I/O Communications Controller Block Diagram

Table 3-19 Serial I/O Commands

		READ/		-	D	TA	BL	JS		
COMMAND	I/O ADDRESS	WRITE	7	6	5	4	3	2	1	0
Read Data	30	R	R D 7	R D 6	R D 5	R D 4	R D 3	R D 2	R D 1	R D 0
Write Data	30	w	S D 7	S D 6	S D 5	S D 4	S D 3	S D 2	S D 1	S D 0
Read Status	32	R	D R	Y		O E	P E	T E	R R D Y	T R D Y
Write Mode (A)	32	W	S	2 S	E P	P E N	L ₂	L	B ₂	B
Write Mode (S)	32	w	S C S	S	E		L	2 L	, 0	0
Write Command	32	W	H	E I H F			В	E	R	
Write Mask	34	w						T F	x R E R	x T
Read Signal	34	R								
Write Signal	36	W								I

SIGNAL	PIN NUMBER AT A	PIN NUMBER AT B	PIN NUMBER AT C	REMARKS
Frame Ground	1	1	1	
SD	2	2	3	
RD	2 3 4 5	2 3 4 5	3 5 7 9	
RS	4	4	7	
CS	5	5		
DR	6	6	11	
Signal Ground	7	7	13	
CD	8	8	15	
	9	9	17	No signal
	10	10	19	
	11	11	21	
	12	12	23	
	13	13	25	
	14	19	2	12. 2.
ST2	15	20	4	
	16	21	6	No signal
RT	17	22	8	
	18	23	10	
	19	24	12	No signal
ER	20	25	14	
	21	26	16	
	22	27	18	No signal
	23	28	20	
ST1	24	29	22	
	25	30	24	No signal

Table 3-20 Serial I/O Connectors Pin Assignments

SIGNAL	SOURCE	DESCRIPTION
SG SD RD RS CS DR	Controller Modem Controller Modem Modem	Signal ground Send data Receive data Request to send Clear to send Data set ready
SG ST2(TxC) RT ER ST1(RxC)	Modem Modem Controller Controller	Transmit Clock Receive Clock Data Terminal Ready Transmit Clock

Table 3-21 Serial I/O Device Interface Connector Pin Descriptions

The processor can also read a status word from the 8251A, or write sync characters (in the Synchronous Mode), or specify that the data bus is to be read from or written to and transmitted to or received from (respectively) the modem. Instruction to the 8251A is determined by the levels on IC Pins 10, 11, 12, 13 and 21 (see Table 3-22).




Figure 3-18 Communications Controller Cable Connections

SYMBOL	NAME	DESCRIPTION
WR	WRITE	A Low on this line indicates that data on the bus is to be written into the 8251A (APC IOW line).
CS	CHIP SELECT	A Low on this line selects the 8251A, enabling read or write operations. This line must be Low for the 8251A to respond to or affect the data bus (APC S10 line).
C/D	CONTROL/ DATA	A High on this line specifies that a control word is being written in or that a status word read out. A Low means that data is being written in or read out (APC AB line).
RD	READ	A Low on this line indicates that the data or a status word is being read from the 8251A (APC IOR line).
RST	RESET	A High on this line places the 8251A in an idle mode, wait- ing for a new set of control words (APC RST line).

Table 3-22 8251A Instructions

3.6.4.1 ASYNCHRONOUS OPERATING MODE

The mode instruction word for asynchronous operation is shown in Figure 3-19. The format of the command instructions word is shown in Figure 3-20. Figure 3-21 shows the setup of jumper settings and the resulting circuit. Table 3-23 shows how the Baud rate is set.




Figure 3-19 Asynchronous Mode Instruction Word





Figure 3-20 Command Instruction Word Format





		COUNT REGISTER HIGH						COUNT REGISTEI LOW									
BAUD RATE	COUNT RATE*	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
19.2K	8	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9600	16	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
4800	32	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
2400	64	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1200	128	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
600	256	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
300	512	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
200	768	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
135																	
100	1536	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
75	2048	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
50	3072	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0

Table 3-23 Communications Controller, Baud Rate Coding During Asynchronous Operation

3.6.4.2 SYNCHRONOUS OPERATING MODE

The mode instruction word for synchronous operation is shown by Figure 3-22. Figures 3-23 and 3-24 show the circuits for synchronous operation using external (Modem) and interval clocks, respectively. Table 3-24 lists the Baud rate setting codes in synchronous operation.








Figure 3-22 Synchronous Mode Instruction Word









			COUNT REGISTER HIGH						COUNT REGISTER LOW									
BAUD RATE	COUNT RATE*	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
19.2K	128	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
9600	256	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
4800	512	0	0	0	0	0	0	1	0		0							
2400	1024	0	0	0	0	0	1	0	0		0							
1200	2048	0	0	0	0	1	0	0	0		0							
600	4096	0	0	0	1	0	0	0	0		0							
300	8192	0	0	1	0	0	0	0	0		0							
200	12288	0	0	1	1	0	0	0	0	0	0	0	0					
100	18204	0	1	0	0	0	1	1	1	0) (0 0) 1	1	1	0		
75	24756	0	1	1	0	0	0	0	0 (1	0) 1	1	0) 1	0) (

Table 3-24 Communications Controller, Baud Rate Coding During Synchronous Operation

3.6.4.3 BUSINESS MACHINE OPERATING MODE

Figure 3-25 shows the circuit and Table 3-25 lists the Baud rate setting codes when operation with business-machine timing.




Figure 3-25 Communications Controller, Circuit for Business Machine Clock

			COUNT REGISTER HIGH						COUNT REGISTE LOW								
BAUD RATE	RATE	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
19.2K	8	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9600	16	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
4800	32	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
2400	64	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1200	128	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
600	256	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
300	512	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
200	768	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
135	1138	0	0	0	0	0	1	0	0	0	1	1	1	0	0	1	0
100	1536	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0
75	2048	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
50	3072	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0

Table 3-25 Communications Controller, Baud Rate Coding During Operations with Business Machine Clocking

3.6.5 Status Word Format

The status word format is shown by Figure 3-26.

D7	D6	D5	D4	D3	D2	D1	D0				
DSR	SYNDET	FE	OE	PE	TXE	TXRDY	RXRDY				
			SAME DEFINITIONS AS I/O PI PARITY ERROR PE FLAG SET WHEN PARITY ERROR I DETECTED. DOES NOT INHIBIT OPER. OF 8251. RESET BY ER BIT OF COMMAND INSTRUCTION. OVERRUN ERROR OE FLAG IS SET WHEN THE CPU DOES NOT READ A CHARACTER BEFORE TH NEXT ONE BECOMES AVAILABLE. IT								
			825 CH —— FR/	1 OPERAT	TION, BU R IS LOST RROR (AS	SYNC ONL	UN AY)				
			IS N CHA OPE	OT DETE ARACTER RATION.	CTED AT DOES N FE IS RE	VALID STO T THE ENI NOT INHIB SET BY T ND INSTRU	O OF EVERY BIT 8251 HE ER				

Figure 3-26 Communications Controller, Status Word Format

The sound control system is supported by the NEC μ PD1771C-006, which drives a loudspeaker through a 1/4-Watt audio amplifier. This LSI generates audio signals and programmable music. Through music programming, the sound control system can generate tones ranging over two octaves in frequency, at specified note lengths, intensities, and tempos.

A functional block diagram of the sound control system is shown in Figure 3-27. The sound system speaker is mounted near the front of the main unit. An operator's volume control is also provided.





Figure 3-27 Sound Control Block Diagram

3.7.1 Interface

Figure 3-28 shows the sound control interface with the Controller PCB, and Table 3-26 describes the pin assignments.






Table 3-26 Sound Interface Pin Assignments

CONNECTOR	PIN	SIGNAL
CN6 (Volume	1	Volume In
Interface)	2	Volume Out
	3	Ground
	4	Ground
CN7	1	SP+
(Speaker Interface)	2	SP-

3.7.2 Programming Considerations

Tables 3-27, 3-28 and 3-29 give format and command information for soundprogramming users.

	1	1/0			D	ATA	ABL	JS	-	
INSTRUCTION	READ/ WRITE	ADDRESS	_	6	5	4	3	2	1	0
Write Command	w	60	0	FS	C5	C4	C3	C2	C1	C0
Read Status	R	60	S7	S6	S5	S4	S3	S2	S1	S0
C0 to $C5 = Sour$	id Control ar	nd (1) comman nd Scale comm n: if HEX value value is 00, only	:- 00	- 11	the	writ	te co	omm 1 is a	anc	ls ar pted

Table 3-27	Sound Programming	Read/Write Format
------------	-------------------	-------------------

FIDET	COMMAND	SECOND CON	MMA	ND				-	_
FIRST			I	DAT	A	BU	JS	_	
COMMAND	DATA BUS 7 6 5 4 3 2 1 0	MUSIC EXPRESSION	7 6	5 5	4	3	2	1	0
Music Notes	0 0 1 1 0 0 0 1	Volume Illegal Piano	0	1 0 1 0	0 0	0 0		0 0	0
Beep Notes 20 ms 6 minutes	0 0 1 1 1 0 X X 0 0 1 1 1 1 X X		0		0 0			1 1	(
6 minutes 710 Hz 1202 Hz 2038 Hz	0 0 1 1 1 X 0 0 0 0 1 1 1 X 0 1 0 0 1 1 1 X 1 0	Tempo Slow (1.0 sec) Moderately Slow (0.87 sec)	0 0	1 0 1 0		0			

Table 3-28 Sound Control Commands

FIRST	COMMAND	SECOND CO	MM	A	ND				_		
11103				D	AT	Ά	BU	IS	_		
COMMAND	DATA BUS 7 6 5 4 3 2 1 0	MUSIC EXPRESSION	7	6	5	4	3	2	1	0	
3906 Hz	0 0 1 1 1 X 1 1	Moderately Fast (0.56 sec)	0	1	0	1	0	0	1	0	
		Fast (0.38 sec)	0	1	0	1	0	0	1	1	
		Sharp Attack (k (Bell-like)							
		Illegal	0	1	1	0	0	0	0	0	
		Piano	0	1	1	0	0	0	0	1	
		Medium	0	1	1	0	0	0	1	(
		Forte	0	1	1	0	0	0	1		
		Soft Attack (P		o-li	ike)					
		Illegal	0) 1	1	1	0	0	0		
		Piano	0) 1	1	1	0	0	0		
		Medium	0)]	1	1	0	0	1		
		Forte	0)]	1 1	1	0	0	1		

Table 3-28 Sound Control Commands (cont'd)

Table 3-29 Sound Scale Commands


EIRST COMM	AND (NOTE TONE)	SECOND COMMAND (NOTE DURATION)					
COMMAND	DATA BUS 7 6 5 4 3 2 1 0	COMMAND	DATA BUS 7 6 5 4 3 2 1 0				
Illegal	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Moderately emphatic rhythm	0 1 0 0 X X X X				
C C# D	0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1	Emphatic rhythm Note without point	0 1 0 1 X X X X 0 1 0 X 0 X X X 0 1 0 X 1 X X X				
D# E	0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1	Note with point (Except thirty-second note					
F F#	0 0 0 0 0 1 1 0	Whole note (0) Half note (0)	0 1 0 X X 0 0 0 0 1 0 X X 0 0 1				
G G#	0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 1	Quarter note (•) Eighth note (•)	0 1 0 X X 0 1 0 0 1 0 X X 0 1				


FIRST COMM	AND (NOTE TONE)	SECOND COMMAND	(NO						JN)
	DATA BUS	DAT			DATA BUS					
COMMAND	7 6 5 4 3 2 1 0	COMMAND	7	6	5	4	3	2	1	0
COMMAND A A# B C C C# D D D # E F F F F F G G G # A A A # B C C C # D	DATA BUS 7 6 5 4 3 2 1 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 1 0 1 0 1 1 0 0 0 0 1 1 0 1 1 0 0 0 0 1 1 0 1 1 0 0 0 1 1 1 1 0 1 0 0 0 1 0 1 1 1 1 0 0 0 1 0 0 0 1 1 1 0 0 1 0 0 1 0 1 1 0 0 1 0 1 0 1 1 1 0 1 1 1<	COMMAND Sixteenth note () Thirty-second note () Illegal Illegal	0	6 1 1 1	5 0 0 0	4 X X X X	3 X X X	2 1 1 1	0 0 1	0 1 0
D#	0 0 0 1 1 1 0 0									
E	0 0 0 1 1 1 0 1 0 0 0 0 1 1 1 0 1									
Illegal	Through 0 0 1 0 1 1 1 1									
Rest	0 0 1 1 0 0 0 0									
Illegal	0 0 1 1 0 0 0 1 Through 0 0 1 1 1 1 1 1									

Table 3-29 Sound Scale Commands (cont'd)

3.8 JUMPER SETTINGS


Figure 3-29 shows the Controller PCB jumper settings, which adapt the system to various communications situations and to either monochrome or color display.





B

BUSINESS MACHINE CLOCK (TM1-2, TM2-1, TM4-1)




MONOCHROME DISPLAY (TM3-2, TM5 SHORTED, TM6-1)


COLOR DISPLAY (TM3-1, TM5 OPEN, TM6-2)

TM3

•

Figure 3-29 Controller PCB Jumper Settings







Chapter 4 Power Supply

The dc power supply is a 100 W, 5-voltage level, switching regulator providing the following dc outputs. The power supply also provides a noise-filtered switched 115 V, 60 Hz output at 1.2 A, and a single-pole, single-throw power control switch output for external power On/Off control.

- +5 Vdc ± 5% @ 9 A
- -5 Vdc ± 5% @ 0.3 A
- +12 Vdc ± 5% @ 0.3 A
- -12 Vdc ± 5% @ 0.25 A
- +24 Vdc ± 10% @ 1.8 A

The power supply furnishes all required power to APC components in the Keyboard and terminal cabinet and is located in a removable chassis module under the CRT Display. The power On/Off Switch is an integral part of the power supply.

All dc outputs are regulated and have overcurrent and overvoltage protection. Ripple voltage does not exceed 50 mV at any dc output except the 24 V output, where the ripple voltage does not exceed 100 mV. Spike noise voltage is less than 250 mV on any output. If an overload or overvoltage condition exists on any of the dc outputs, the unit automatically shuts down until the condition is corrected and the power is recycled off and on. The power supply is designed for continuous operation at 100 W of dc output and 130 W of ac output. The ac output is 2.5 A maximum at 104 to 132 V, 60 ± 0.5 Hz and is fused for 5.0 A.

The APC power supply incorporates a POF circuit that enables remote On/Off switching of both ac and dc outputs. The POF character is 5B and its address is AD08.

A functional block diagram of the power supply is shown by Figure 4-1, which also shows additional specifications of the POF feature.

Power Supply

The input and output cable connections to and from the power supply are shown in Figure 4-2 and listed in Table 4-1.




Figure 4-1 System Power Supply Block Diagram







Figure 4-2 Power Supply Interconnection Diagram

CN2 PIN NUMBER	DESCRIPTION	CN2 PIN NUMBER	DESCRIPTION
1	115 Vac	9	115 Vac
2	Ground	10	Ground
3	+12 Vdc	11	-12 Vdc
4	-5 Vdc	12	-5 Vdc
5	POF	13	+24 Vdc
6	+5 Vdc	14	Ground
7	+5 Vdc	15	+5 Vdc
8	Ground	16	Ground

Table 4-1 Power Supply Pin Command Assignments







Appendix A

Integrated Circuit Data Sheets

16-BIT MICROPROCESSOR*

DESCRIPTION

The µPD8086 is a 16-bit microprocessor that has both 8-bit and 16-bit attributes. It has a 16-bit wide physical path to memory for high performance. Its architecture allows higher throughput than the 5 MHz µPD8085A-2.

FEATURES • Can Directly Address 1 Megabyte of Memory

- Fourteen 16-Bit Registers with Symmetrical Operations
- · Bit, Byte, Word, and Block Operations
- · 8- and 16-Bit Signed and Unsigned Arithmetic Operations in Binary or Decimal
- Multiply and Divide Instructions
- 24 Operand Addressing Modes
- Assembly Language Compatible with the µPD8080/8085

Vcc 40

39 D AD15

ь A16/S3

38

Complete Family of Components for Design Flexibility

GND C AD14 2 AD13 AD AD AD

PIN CONFIGURATION

1010	_			1.1.1.1	and the second second second second	
AD12		4		37	A17/S4	
AD11		5		36	A18/S5	
AD10	C	6		35	A19/S6	
AD9		7		34	BHE/S7	
AD8		8		33	MN/MX	
AD7		9		32	RD	
AD6		10	#PD8086	31	HOLD	(RO/GTO)
AD5		11	CPU	30	HLDA	(RQ/GT1)
AD4		12		29	WR	(LOCK)
AD3		13		28	M/IO	(52)
AD2		14		27	D DT/R	(51)
AD1		15		26	DEN	(50)
AD0	C	16		25	ALE	(QS0)
NMI		17		24	I INTA	(QS1)
INTR		18		23	TEST	
CLK		19		22	READY	
GND		20		21	RESET	
	1.1	1.50		11251		

*Preliminary


Reprinted through courtesy of NEC Electronics, U.S.A., Inc.

NOTE: These manufacturer's specifications are provided for reference. The APC may not use some of the functions described here.

PIN IDENTIFICATION

NO.	SYMBOL	NAME	FUNCTION
11000	AD0-AD15	Address/Data Bus	Multiplexed address (T ₁) and data (T ₂ , T ₃ , T _W , T ₄) bus. 8-bit peripherals tied to the lower 8 bits, use A0 to condition chip select functions. These lines are tri-state during interrupt acknowledge and hold states.
17	NMI	Non-Maskable Interrupt	This is an edge triggered input causing a type 2 interrupt. A look-up table is used by the processor for vectoring information.
18	INTR	Interrupt Request	A level triggered input sampled on the last clock cycle of each instruction. Vectoring is via an interrupt look-up table. INTR can mask in software by resetting the interrupt enable bit.
19	CLK	Clock	The clock input is a 1/3 duty cycle input basic timing for the processor and bus controller.
21	RESET	Reset	This active high signal must be high for 4 clock cycles. When it returns low, the processor restarts execution.
22	READY	Ready	An acknowledgement from memory or I/O that data will be transferred. Synchronization is done by the µPD8284 clock generator.
23	TEST	Test	This input is examined by the "WAIT" instruction, and if low, execution continues. Otherwise the processor waits in an "Idle" state. Synchronized by the processor on the leading edge of CLK.
24	INTA	Interrupt Acknowledge	This is a read strobe for reading vectoring information. During T ₂ , T ₃ , and T _W of each interrupt acknowledge cycle it is low.
25	ALE	Address Latch Enable	This is used in conjunction with the μ PD8282/8283 latches to latch the address, during T1 of any bus cycle.
26	DEN	Data Enable	This is the output enable for the #PD8282/8287 transceivers It is active low during each memory and I/O access and INTA cycles.
27	DT/R	Data Transmit/Receive	transceivers
28	M/10	Memory/IO Status	This is used to separate memory access from I/O access.
20	WA	Write	Depending on the state of the M/IO line, the processor is either writing to I/O or memory.
30	HLDA	Hold Acknowledge	A response to the HOLD input, causing the processor to tri-state the local bus. The bus return active one cycle after HOLD pose back low.
31	HOLD	Hold	When another device requests the local bus, driving HOLD high will cause the #PD8086 to issue a HLDA.
32	RD	Read	Depending on the state of the M/IO line, the processor is reading from either memory or I/O.
33	MN/MX	Minimum/Maximum	This input is to tell the processor which mode it is to be use in. This effects some of the pin descriptions.
34	BHE/S7	Bus/High Enable	This is used in conjunction with the most significant half of the data bus. Peripheral devices on this half of the bus use BHE to condition chip select functions.
35-38	A16-A19	Most Significant Address Bits	The four most significant address bits for memory opera- tions. Low during I/O operations.
26, 27, 28	\$0-\$7	Status Outputs	These are the status outputs from the processor. They are used by the µPD8288 to generate bus control signals.
24,25	Q\$1. Q\$	O Que Status	Used to track the internal µPD8086 instruction que.
29	LOCK	Lock	This output is set by the "LOCK" instruction to prevent other system bus masters from gaining control.
30, 31	RO/GT		Other local bus masters can force the processor to rebase the local bus at the end of the current bus cycle.

BLOCK DIAGRAM



Operating Temperature	
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	
Power Dissipation	

ABSOLUTE MAXIMUM RATINGS*

$T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$T_a = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5V \pm 10\%$

		L	IMITS		TEST	
PARAMETER	SYMBOL	MIN	MAX	UNITS	CONDITIONS	
Input Low Voltage	VIL	-0.5	+0.8	v		
Input High Voltage	VIH	2.0	VCC + 0.5	v		
Output Low Voltage	VOL		0.45	v	1 _{OL} = 2.5 mA	
Output High Voltage	Vон	2.4		v	1 _{OH} = -400 μA	
Power Supply Current µPD8086/ µPD8086-2	ICC		340 350	mA mA	T _a = 25°C	
Input Leakage Current	ILI		±10	μA	$ov < v_{IN} < v_{CC}$	
Output Leakage Current	ILO		±10	μА	0.45V < VOUT < VCC	
Clock Input Low Voltage	VCL	-0.5	+0.6	v	and the second second	
Clock Input High Voltage	VCH-	3.9	VCC + 1.0	v		
Capacitance of Input Buffer (All input except AD0-AD15, RQ/GT)	CIN		15	pF	fc = 1 MHz	
Capacitance of I/O Buffer (AD0-AD15, R0/GT)	CIO		15	pF	fc = 1 MHz	

DC CHARACTERISTICS

AC CHARACTERISTICS

MINIMUM COMPLEXITY SYSTEM

μ PD8086: T_a = 0°C to 70°C; V_{CC} = 5V ± 10%

		#PD6086		PD8086-2 (Preliminary)			TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
CLK Cycle Period - #PD8086	TCLCL	200	500	125	500	11	
CLK Low Time	TCLCH	(2/3 TCLCL) -15	-	(2/3 TCLCL) -15		mi	
CLK High Time	TCHCL	(1/3 TCLCL) +2		(1/3 TCLCL) +2		ns	
CLK Rise Time	TCH1CH2		10		10	ns	From 1,0V to 3.5V
CLK Fall Time	TCL2CL1		10		10	ns	From 3.5V to 1.0V
Data In Setup Time	TOVCL	30	1	20		ns	
Data In Hold Time	TCLDX	10		10		na	
RDY Setup Time into µPD8284	TRIVCL	35		35		na	
RDY Hold Time into µPD8284	TCLR1X	0		0		ns	
READY Setup Time into uPD8086	TRYHCH	(2/3 TCLCL1-15		(2/3 TCLCL) -15		m	
READY Hold Time into #PD8086	TCHRYX	30		20		ns	
READY Inactive to CLK	TRYLCL	-8		-8		ns	
HOLD Setup Time	THVCH	35		20		ns	
INTR, NMI, TEST Setup Time	TINVCH	30		15		ns	
Input Rise Time	TILIH		20			75	From 0.8V to 2.0V
Input Fall Time	TIHIL		12			78	From 2.0V to 0.8V

TIMING REQUIREMENTS


TIMING RESPONSES

		TH	MING RE	SPONSES		_	
		µPD8086		PD8085-2 Preli	minary)		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
Address Valid Delay	TCLAV	10	110	10	60		
Address Hold Time	TCLAX	10		10		ris	
Address Float Delay	TCLAZ	TCLAX	80	TCLAX	50	715	
ALE Width	TLHLL	TCLCH-20		TCLCH-10	1	115	
ALE Active Delay	TCLLH		80		50	118	
ALE Inactive Delay	TCHLL		85		56	ris	
Address Hold Time to ALE Inactive	TLLAX	TCHCL-10		TCHCL-10		ns	
Data Valid Delay	TCLDV	10	110	10	60	ns	CL = 20-100 pF for
Data Hold Time	TCHDX	10		10		ns	#II #PD8086 Output (In addition to
Data Hold Time After WR	TWHDX	TCLCH-30		TCLCH-30		ns	PD8086 self-load)
Control Active Delay 1	TCVCTV	10	110	10	70	na	
Control Active Delay 2	TCHCTV	10	110	10	60	ns	
Control Active Delay	TCVCTX	10	110	10	70	ns	
Address Float to READ Active	TAZRL	0		0		ns	
RD Active Delay	TCLRL	10	165	10	100	716	
RD Inactive Delay	TCLRH	10	150	10	80	716	
RD Inective to Next Address Active	TRHAV	TCLCL-45		TCLCL-40		716	
HLDA Velid Delay	TCLHAV	10	160	10	100	118	
RD Width	TRLRH	2TCLCL-75		2TCLCL-50		ns	
WR Width	TWLWH	2TCLCL-60		2TCLCL-40	-	715	
Address Valid to ALE Low	TAVAL	TCLCH-60		TCLCH-40		ns	
Output Rise Time	TOLOH		20			ns	From 0.8V to 2.0V
Output Fall Time	TOHOL		12			ns	From 2.0V to 0.8V

NOTES: () Signal at µPD8284 shown for reference only.

Setup requirement for anynchronous signal only to guarantee recognition at next CLK.
 Applies only to T2 state. 8 ns into T3)


TIMING WAVEFORMS



Minimum Complexity Systems 5

TIMING WAVEFORMS

Minimum Complexity Systems (Con't.) (5)



NOTES: 1 All signals switch between VOH and VOL unless otherwise specified.

- 2 RDY is sampled near the end of T₂, T₃, T_W to determine if T_W machines states are to be inserted.
- ③ Two INTA cycles run back-to-back. The μPD8086 local ADDR/Data Bus is floating during both INTA cycles. Control signals shown for second INTA cycle.
- (4) Signals at µPD8284 are shown for reference only.
- (5) All timing measurements are made at 1.5V unless otherwise noted.

TH

RQ/GT Setup Time

Input Rise Time

Input Fall Time

RO Hold Time into #PD8086

TIMING WITH "PB8288 BUS CONT	HULLEN.	TIMIN	G REOL	JIREMENTS	_		
		"PD6086		PD8086-2 (Prelim		Sec. 1	TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
CLK Cycle Period - #PD8086	TELEL	200	500	125	500	115	
	TCLCH	17/3 TCLCL1+15		(2/3 TELELI -15		ers.	
CLK Low Time	TCHCL	(1/3 TCLCL1+2		(1/3 TELEL) +2		215	
CLK High Time	TCH1CH2		10		10	718	From 1.0V to 3.
CLK Rise Time	TCL2CL1		10		10	258	From 3.5V to 1.
CLN Fall Time		30	-	20		:05	
Data in Setup Time	TOVCL		-	10	-	03	
Data in Hold Time	TCLDX	10	-	35	-		
RDY Setup Time into µPD8284 ① ②	TRIVCL	35			-		
RDY Hold Time into PD8284	TCLR1X	0		0	-		
READY Setup Time into #P08086	TRYNCH	12/3 TCLCL) -15	-	(2/2 TCLCL) -15	-	-01	-
READY Hold Time into PD8086	TCHRYX	30		20	-	-115	
READY INSCINE IN CLK	THYLCL	-8		-8		ms	-
Setup Time for Recognition INTR, NMI, TESTI (2)	TINVCH	30		15	-	es	-
	Carl Lands	20		15		195	

30

40

TOVCH

TCHGK

TILIH

TIHIL

MAXIMUM MODE SYSTEM

With µPB8288 Bus Controller

		ES		

20

12

30

195

-

ns

From 0.8V to 2.0V


From 2 OV to 0.8V

		"PD6086		"PD8086-2 (Prelin	minary)		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	CONDITIONS
Command Active Delay	TCLML	10	35	10	35	ns	
Command Inactive Delay (See Note 1)	TCLMH	10	35	10	35	~3	
READY Active to Status Passive (See Note 3)	TRYHSH		110		65	ra.	
Status Active Delay	TCHSV	10	110	10	60	ns .	
Status Inactive Delay	TCLSH	10	130	10	70	ns	
Address Valid Delay	TCLAV	10	110	10	60	ns	
Address Hold Time	TCLAX	10		10	-	118	
Address Float Delay	TCLAZ	TCLAX	08	TCLAX	50	- 15	
Status Valid to ALE High (See Note 1)	TSVLH		15		15		
Status Valid to MCE High (See Note 1)	TSVMCH		15		15	r18	
CLK Low to ALE Valid (See Note 1)	TCLLH		15		15	~*	
CLK Low to MCE High (See Note 1)	TCLMCH		15		15	71	
ALE Inactive Delay (See Note 1)	TCHLL		15		15	ns	CL + 20-100 pF for
MCE Inactive Delay (See Note 1)	TCLMCL		15		15	ns	(In addition to
Data Valid Delay	TCLDV	10	110	10	60	. 13	#PD8086 self-load
Dets Hold Time	TCHDX	10		10	-	715	-
Control Active Delay (See Note 1)	TEVNV	5	45	5	45	ns	-
Control Inactive Delay (See Note 1)	TOVNX	10	45	10	45	- 14	
Address Floet to Read Active	TAZRL	0		0		ns	1
RD Active Delay	TCLAL	10	165	10	100	ns	1
RD Inactive Delay	TCLRH	10	150	10	80	ns	1
RD Inactive to Next Address Active	TRHAV	TCLCL45		TCLCL-40		ins	-
RD Inactive to Next Address Active Direction Control Active Delay (See Note 1)	TCHDTL		50		50	- 16	
Direction Control Inactive Delay (See Note 1)	TCHDTH		30		30	**	
GT Active Delay	TCLGL	0	85	0	50	68	-
GT Inactive Delev	TCLGH	0	85	0	50		-
AD Width	TALAH	2TCLCL-50		2TCLCL-50	-	ns	
Output Rise Time	TOLOH		20		-	76	From D BV to 2.0
Output Fall Time	TOHOL		12			75	F+om 2 OV to 0 8

NOTES: ① Signal at uP88284 or uP88288 shown for reference only. ② Setup requirement for exerchronous signal only to guarantee recognition at next CLK. ③ Applies only to 13 and west steets. ④ Applies only to 12 state B ns into T31.


TIMING WAVEFORMS


Maximum Mode System Using µPB8288 Controller ⑦





TIMING WAVEFORMS

Maximum Mode System Using μPB8288 Controller (Con't.) ⑦











REQUEST/GRANT SEQUENCE TIMING*

ASYNCHRONOUS SIGNAL


RECOGNITION






*for Maximum Mode only

HOLD/HOLD ACKNOWLEDGE TIMING*



*for Minimum Mode only



Cerdip

ITEM	MILLIMETERS	INCHES
A	51.5 MAX	2.03 MAX
B	1.62 MAX	0.06 MAX
C	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN	0.04 MIN
G	3.2 MIN	0.13 MIN
н	1.0 MIN	0.04 MIN
I	3.5 MAX	0.14 MAX
J	4.5 MAX	0.18 MAX
к	15.24 TYP	0.6 TYP
L	14.93 TYP	0.59 TYP
M	0.25 ± 0.05	0.01 ± 0.0019

PROGRAMMABLE COMMUNICATION INTERFACES

DESCRIPTION

The µPD8251 and µPD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters (USARTs) are designed for microcomputer systems data communications. The USART is used as a peripheral and is programmed by the 8080A or other processor to communicate in commonly used serial data transmission techniques including IBM Bi-Sync. The USART receives serial data streams and converts them into parallel data characters for the processor. While receiving serial data, the USART will also accept data characters from the processor in parallel format, convert them to serial format and transmit. The USART will signal the processor when it has completely received or transmitted a character and requires service. Complete USART status including data format errors and control signals such as TxE and SYNDET, is available to the processor at any time.

FEATURES
 Asynchronous or Synchronous Operation

Asynchronous:

Five 8-Bit Characters Clock Rate - 1, 16 or 64 x Baud Rate Break Character Generation Select 1, 1-1/2, or 2 Stop Bits False Start Bit Detector Automatic Break Detect and Handling (µPD8251A)

- Synchronous:

Five 8-Bit Characters Internal or External Character Synchronization Automatic Sync Insertion

- Single or Double Sync Characters
- Baud Rate (1X Mode) DC to 56K Baud (µPD8251)

- DC to 64K Baud (µPD8251A)

- Full Duplex, Double Buffered Transmitter and Receiver
- Parity, Overrun and Framing Flags
- Fully Compatible with 8080A/8085/µPD780 (Z80TM)
- All Inputs and Outputs are TTL Compatible

28

27

26

25

24

23

22

21

20

19

18

17

16

15

- Single +5 Volt Supply, ± 10% (8251A) ± 5% (8251)
- Separate Device Receive and Transmit TTL Clocks
- 28 Pin Plastic DIP Package
- N-Channel MOS Technology

µPD

8251/

8251A

D2 0

D3 D

RxD D

GND 4

D4

070 8

TxC D9

WR 0 10

CS [11

C/D 12

RD 13

RARDY 14

D5 06

7 D6 0

PIN CONFIGURATION

		PIN NAMES
D 01	0700	Data Bus (8 bita)
Pu	C/0	Control or Data is to be Written or Read
	RD	Read Data Command
H Vac	WA	Write Data or Control Command
P vcc	टड	Chip Eneble
AxC	CLK	Clock Pulse (TTL)
DIDIR	RESET	Reset
Цон	TxC	Transmitter Clock (TTL)
ATS	TxD	Transmitter Data
5	RxC	Receiver Clock (TTL)
D DSR	RxD	Receiver Data
RESET	RARDY	Receiver Ready (has character for 8080)
Conservation of the second sec	TxRDY	Transmitter Ready (ready for char. from 8080)
CLK	DSR	Data Set Ready
	DTR	Data Terminal Ready
	SYNDET	Sync Detect
TxE	SYNDET/80	Sync Detect/Break Detect
न टच्ड	ATS	Request to Send Data
	CTS	Clear to Send Data
SYNDET (PD8251)	TxE	Transmitter Empty
SYNDET/BD (PD8251A)	Vcc	+5 Volt Supply
TXRDY	GND	Ground

TM: Z80 is a registered trademark of Zilog, Inc.

Reprinted through courtesy of NEC Electronics, U.S.A., Inc.

NOTE: These manufacturer's specifications are provided for reference. The APC may not use some of the functions described here.

The μ PD8251 and μ PD8251A Universal Synchronous/Asynchronous Receiver/ Transmitters are designed specifically for 8080 microcomputer systems but work with most 8-bit processors. Operation of the μ PD8251 and μ PD8251A, like other I/O devices in the 8080 family, are programmed by system software for maximum flexibility.

In the receive mode, the μ PD8251 or μ PD8251A converts incoming serial format data into parallel data and makes certain format checks. In the transmit mode, it formats parallel data into serial form. The device also supplies or removes characters or bits that are unique to the communication format in use. By performing conversion and formatting services automatically, the USART appears to the processor as a simple or "transparent" input or output of byte-oriented parallel data.

The μ PD8251A is an advanced design of the industry standard 8251 USART. It operates with a wide range of microprocessors, including the 8080, 8085, and μ PD780 (280TM). The additional features and enhancements of the μ PD8251A over the μ PD8251 are listed below.

- The data paths are double-buffered with separate I/G registers for control, status, Data In and Data Out. This feature simplifies control programming and minimizes processor overhead.
- The Receiver detects and handles "break" automatically in asynchronous operations, which relieves the processor of this task.
- The Receiver is prevented from starting when in "break" state by a refined Rx initialization. This also prevents a disconnected USART from causing unwanted interrupts.
- When a transmission is concluded the TxD line will always return to the marking state unless SBRK is programmed.
- The Tx Disable command is prevented from halting transmission by the Tx Enable Logic enhancement, until all data previously written has been transmitted. The same logic also prevents the transmitter from turning off in the middie of a word.
- Internal Sync Detect is disabled when External Sync Detect is programmed. An External Sync Detect Status is provided through a flip-flop which clears itself upon a status read.
- 7 The possibility of a false sync detect is minimized by
 - ensuring that if a double sync character is programmed, the characters be contiguously detected.
 - clearing the Rx register to all Logic 1s (VOH) whenever the Enter Hunt command is issued in Sync mode.
- The RD and WR do not affect the internal operation of the device as long as the µPD8251A is not selected.
- The µPD8251A Status can be read at any time, however, the status update will be inhibited during status read.
- The µPD8251A has enhanced AC and DC characteristics and is free from extraneous glitches, providing higher speed and improved operating margins.
- 11. Baud rate from DC to 64K

FUNCTIONAL DESCRIPTION


µPD8251A FEATURES AND ENHANCEMENTS

BASIC OPERATION

C/D	RD	WR	CS	
0	0	1	0	µPD8251/µPD8251A → Data Bus
0	1	0	0	Data Bus → µPD8251/µPD8251A
1	0	1	0	Status → Data Bus
1	1	0	0	Data Bus → Control
X	X	X	1	Data Bus → 3-State
X	1	1	0	Data bus - 5-Stele

TM: Z80 is a registered trademark of Zilog, Inc.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Operating Temperature	05°C ++ 150°C
Storage Temperature	-65 C to +150 C
All Output Voltages	0.0 10 . 7 7 0.10
All Input Voltages	-0.5 to +7 Volts
Supply Voltages	-0.5 to +7 Volts

$T_a = 25^{\circ}C$

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 T_a = 0° C to 70° C; V_{CC} = 5.0V \pm 10% for 8251A and \pm 5% for 8251; GND = 0V.

				LIMITS	5			
			PD82	51	HPD1	8251A		
PARAMETER	SYMBOL	MIN	TYP	MAX	MIN	MAX	UNIT	TEST CONDITIONS
Input Low Voltage	VIL	-0.5		0.8	0.5	0.8	V	
Input High Voltage	VIH	2.0		VCC	2.2	VCC	V	
Output Low Voltage	VOL			0.45		0.45	v	μPD8251 IOL = 1.7 mA μPD8251A IOL = 2.2 mA
Output High Voltage	Vон	2.4			2.4		v	μΡD8251: IOH = -10C μΑ μΡD8251Α IOH = -40G μΑ
2 St.		-	-	-50		-10		VOUT = 0.45V
Data Bus Leakage	'DL			10		10	A	VOUT = VCC
Input Load Current	11L		-	10	1	10	μA	At 5.5V
Power Supply Current	Icc		45	80		100	mA	µPD8251A All Outputs * Logic 1

Ta = 25"C. VCC = GND = 0V


			LIMITS			TEST
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	CONDITIONS
Input Capacitance	CIN			10	pF	tc = 1 MHz
I/O Capacitance	C1/O			20	DF	Unmeasured pins returned to GND

CAPACITANCE


AC CHARACTERISTICS

T _ = 0 $^{\circ}$ C to 70 $^{\circ}$ C. V _ C = 5.0V ± 10% for 8251A. GND = 0V. V _ C _ = 5.0V ± 5% for 8251

	1.1		LIMI				·	
(Stranger and Stranger			8251		215A		TEST	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT	CONDITIONS	
		RE	D					
Address Stable before READ. (CS. C7D)	1AR	50		50		73		
Address Hold Time for READ, ICS, CDI	IRA	5		50		718		
READ Pulse Width	188	430		250		78		
Data Delay from READ	IRD		350		250	~	#PD8251 CL 100 # #PD8251A CL 150	
READ to Data Floating	'DF	25	200	10	100	73	"PD8251 CL 100 p	
		WRI	TE	1.20		-		
Address Stable before WRITE	TAW	20	1.4.57	50		03		
Address Hold Time for WRITE	1WA	20		50		-13	and a second second	
WRITE Pulse Width	'ww	400		250		m		
Data Set Up Time for WRITE	1DW	200		150		-		
Data Hold T me for WHITE	IWD	40		30		÷15		
Recovery Time Between WRITES 2	IRV	6		6		ICY.		
		OTHER	IMING					
Crock Period (2)	1CY	0 4 20	1.35	0.32	1 35	-1		
Cioce Pulse Width High	1eW	220	0 71C V	140	1C+ 90	~1		
Coc+ Puise W orn Low	tow			90		~1		
Clock Rise and Fail Time	18 TE	0	50	5	20	- 75	5 m	
T+D Dela, from Failing Edge of T+C	107.		1		1	-1		
R + Data Set up Time to Sampling Pulse	158.	2		2		-1	-PD8251 CL + 100 p	
R+ Data Hold T me to Samping Pulse	IHR.	2		2		-1	- 10 COL	
Transmitter Input Clock Frequency								
1× Baud Rate	(T.	OC .	56		64			
16x Baud Role		OC DC	520		310	4.913		
64× Baud Rate		DC	520	-	015	* 142		
Tansmitter Indu, Clock Pulse Width 1X Baud Rate	TPW	12		17		ter		
15X and 64X Baud Rate				1		104		
Transmitter Indut Clock Pulse Delay	1TPD							
1X Baud Pate		. 15	1	15	-	TEY		
16X and 64X Baud Pate		3		3	-	104		
Receiver Input Clock Frequency 1X Baud Rate	¹ R.	oc	56		64	1.117		
16X Baud Plate		DC	520		310	2147		
64X Baut Rate		DC	520		615	kH2		
Receiver Input Clock Pulse Width	18PW	17		12		ini.		
1X Baud Rate 16X and 64X Baud Rate		12		14		101		
Receiver Input Clock Pulse Delay	TRPD	-						
1 X Baud Hate		15		15	-	1CY		
16X and 64X Baud Rate		3		3	-	164	PDH251 C. 50 UF	
TARDY Delay from Center of Data Bit	17.	-	16	-	8	104	-PDH251 CL 50 UF	
R.RDY Delay from Center of Data Bit	'Ax		20		24	404		
Internal SYNDET Delay from Center of Data Bit	115	-	25	-	24	70%		
External SYNDET Set Up Time before Failing Edge of RxC	'ES	16	-	10.	-	ICY		
TXEMPTY Delay from Center of Data B 1	TTAE		16		20	1CY	PD8251 CL 50 11F	
Control Delay from Rising Edge of WRITE IT & DTR ATSI	1MC		16		8	104		
Control to READ Set Up Time (DSR CTS)	1CR	16		20		1CY		



TEST LOAD CIRCUIT



Note: C AC timings measured at VOH + 20, VOL + 0.8 and with load circuit of Figure 1. This recovery time is torinstituization only, when MODE SYNC1 SYNC2 COMMAND and tiss DATA BYTES are internet USART Subsequent withing to both COMMAND and DATA are only allowed when TaRDY + 1. The TsC and RsC frequencies have the following limitations with respect to CLK. For 1X Bud Rate fits or ting < 1100 C(2) for 15X and 64X Baud Rate Tt X or fits, 6 1/14 5 1(2)


(Reset Puise Width + 6 toy minimum

() TTXHDYCCH -21CV - 10 - TH - 200m


@ TRXHDYCLH -27CY - To - TH - 170m


A2-5

TIMING WAVEFORMS




SYSTEM CLOCK INPUT






RECEIVER CLOCK AND DATA




WRITE DATA CYCLE (PROCESSOR → USART)




READ DATA CYCLE (PROCESSOR + USART)

TIMING WAVEFORMS (CONT.)





WRITE CONTROL OR OUTPUT PORT CYCLE (PROCESSOR → USART)





READ CONTROL OR INPUT PORT CYCLE (PROCESSOR + USART)











RECEIVER CONTROL AND FLAG TIMING (SYNC MODE)

Notes ① Internal sync, 2 sync characters, 5 bits, with parity. ② External sync, 5 bits, with parity.

PIN IDENTIFICATION

-		PIN	FUNCTION
NO.	SYMBOL	NAME	FUNCTION
1.2, 27,28 5 - 8	D7 - D0	Data Bus Buffer	An 8-bit, 3-state bi-directional buffer used to interface the USART to the processor data bus. Data is transmitted or received by the buffer in response to input/output or Read/ Write instructions from the processor. The Data Bus Buffer also transfers Control words, Command words, and Status.
26	VCC	VCC Supply Voltage	+5 volt supply
4	GND	Ground	Ground
	Read Write	e Cantrol Lagic	This logic block accepts inputs from the pro- cessor Control Bus and generates control signals for overall USART operation. The Mode Instruction and Command Instruction registers that store the control formats for device func- tional definition are located in the Read Write Control Logic
21	RESET	Reset	A "one" on this input forces the USART into the "Idle" mode where it will remain until reinitial ited with a new set of control words. Minimum RESET pulse width is 6 toy.
20	CLK	Clock Pulse	The CLK input provides for internal device tim- ing and is usually connected to the Phase 2 (TTL output of the uPB8224 Clock Generator External inputs and outputs are not referenced to CLK, but the CLK frequency must be at least 30 times the Receiver or Transmitter clocks in the synchronous mode and 4.5 times for the asynchronous mode
10	WR	Write Data	A Tzero" on this input instructs the USART to accept the data or control word which the processor is writing out on the data bus
13	RD	Read Data	A "zero" on this input instructs the USART to place the data or status information onto the Data Bus for the processor to read
12	C:D	Control Data	The Control Data input, in conjunction with the WR and RD inputs, informs the USART to accept or provide either a data character, control word or status information via the Data Bus. 0 - Data, 1 Control
11	ĊŚ	Chip Select	A "zero" on this input enables the USART to read from or write to the processor.
	Moder	n Control	The µPD8251 and µPD8251A have a set of control inputs and outputs which may be used to simplify the interface to a Modem.
22	DSR	Data Set Ready	The Data Set Ready input can be tested by the processor via Status information. The DSR input is normally used to test Modem Data Set Ready condition.
24	DTR	Data Terminal Ready	The Data Terminal Ready output can be con- trolled via the Command word. The DTR output is normally used to drive Modem Data Terminal Ready or Rate Select lines.
23	RTS	Request to Send	The Request to Send output can be controlled via the Command word. The RTS output is normally used to drive the Modem Request to Send line.
17	CTS	Clear to Send	A "zero" on the Clear to Send input enables the USART to transmit serial data if the TxEN bit in the Command Instruction register is enabled (one)

The Transmit Buffer receives parallel data from the Data Bus Buffer via the internal data bus, converts parallel to serial data, inserts the necessary characters or bits needed for the programmed communication format and outputs composite serial data on the TxD pin.

TRANSMIT BUFFER

PIN IDENTIFICATION

(CONT.)

		PIN	han a barriet and a
NO.	SYMBOL	NAME	FUNCTION
		t Control Logic	The Transmit Control Logic accepts and outputs all external and internal signals necessary for serial data transmission.
15	TXRDY	Transmitter Ready	Transmitter Ready signals the processor that the transmitter is ready to accept a data character. TxRDY can be used as an interrupt or may be tested through the Status information for polled operation. Loading a character from the processor automatically resets TxRDY, on the leading edge.
18	ΤxΕ	Transmitter Empty	The Transmitter Empty output signals the processor that the USART has no further char- acters to transmit. TxE is automatically reset upon receiving a data character from the pro- cessor. In half-duplex, TxE can be used to signal end of a transmission and request the processor to "turn the line around." The TxEn bit in the command instruction does not effect TxE. In the Synchronous mode, a "one" on this out- put indicates that a Sync character or charac- ters are about to be automatically transmitted as "fillers" because the next data character has not been loaded.
9	TxC	Transmitter Clock	The Transmitter Clock controls the serial character transmission rate. In the Asynchronous mode, the TxC frequency is a multiple of the actual Baud Rate. Two bits of the Mode Instruction select the multiple to be 1x, 16x, or 64x the Baud Rate. In the Synchronous mode, the TxC frequency is automatically selected to equal the actual Baud Rate. Note that for both Synchronous and Asynchronous modes, serial data is shifted out of the USART by the falling edge of TxC.
19	TxD	Transmitter Data	The Transmit Control Logic outputs the composite serial data stream on this pin.

ADDRESS BUS A0 CONTROL BUS ''O R I'O W RESET (72 DATA BUS DATA BUS C/D CS D7 - D0 RD WR RESET CLK µPD8251/8251A

μPD8251 AND μPD8251A INTERFACE TO 8080 STANDARD SYSTEM BUS

RECEIVE BUFFER

The Receive Buffer accepts serial data input at the $\overline{\text{RxD}}$ pin and converts the data from serial to parallel format. Bits or characters required for the specific communication technique in use are checked and then an eight-bit "assembled" character is readied for the processor. For communication techniques which require less than eight bits, the μPD8251 and $\mu\text{PD8251A}$ set the extra bits to "zero." r

PIN IDENTIFICATION (CONT.)

NO.	SYMBO		FUNCTION
	147		
	-	Control Logic	This block manages all activities related to incoming data
25	R×RDY	Receiver Ready	The Receiver Ready output indicates that the Receiver Buffer is ready with an "assembled" character for input to the processor. For Polled operation, the processor can check RxRDY using a Status Read or RxRDY can be con- nected to the processor interrupt structure Note that reading the character to the pro- cessor automatically resets RxRDY
	Ř×Ċ	Receiver Clock	The Receiver Clock determines the rate at which the incoming character is received in the Asyn chromous mode, the RxC frequency may be 116 or 64 times the actual Baut Rate but in the Syn chromous mode the RxC frequency must equal the Baut Rate. Two bits in the mode, instruction select Asynchromous at 1x, 16x or 64x or Syn chromous operation at 1x the Baut Rate. Unlike TxC, data is sampled by the #P08251 am #P08251A on the issing edge of RxC (0)
3	R×D	Receivers Dura	A composite verial data stream is received by the Receiver Control Logic on this pin
16 5 S	SYNDET	Sync Detect	The SYNC Detect period only used in the Synchronous mode. The #PD8251 must be pro- grammed through the Model Instruction to operate in either the instruction to operate in either the internal or external Sync mode and SYNDET then functions as an nutput mode and SYNDET then functions as an output or input respectively. In the anternal Sync Character the wYNDET output will go to a one" when the #PD8251 has located the SYNC character in the Receive mode. If double SYNC character this synch operation has been pro- grammed, SYNDET will go to "one" in the model of the last bit of the second SYNC character. SYNDET is built go to "one" in the second SYNC character. SYNDET is automatically reset to "zero" upon a Status Read or RESET. In the external SYNC mode, a "zero" to "one" transition on the SYNDET input will cause the #PD8251 to start assembling data character on the next failing edge of RaC. The length of the SYNDET input should the at least one RxC periods but may be removed once the #PD8251 is in SYNC.
	YNDET BD PD8251A)	Sync Detect Break Detect	The SYNDET/BD pin is used in both Synchro- nous and Asynchronous modes. When in SYNC mode the features for the SYNDET pin described above apply. When in Asynchro- nous mode, the Break Detect output will go high which all zero word of the programmed length is received. This word consists of: start bit, data bit, parity bit and one stop bit. Reset only occurs when Rx data returns to a logic one state or upon chip reset. The state of Break Detect can be read as a status bit.

Note ① Since the µPD8251 and µPD8251A will frequently be handling both the reception and transmission for a given link, the Receive and Transmit Baud Rates will be same. RxC and $\overline{\mathsf{TxC}}$ then require the same frequency and may be tied together and connected to a single clock source or Baud Rate Generator Examples If the Baud Rate equals 110 (Async) If the Baud Rate equals 300

RxC or TxC equals 110 Hz (1x) RxC or TxC equals 1.76 KHz (16x) RxC or TxC equals 7.04 KHz (64x)

RxC or TxC equals 300 Hz (1x) A or S RxC or TxC equals 4800 Hz (16x) A only RxC or TxC equals 19.2 KHz (64x) A only

A set of control words must be sent to the μ PD8251 and μ PD8251A to define the desired mode and communications format. The control words will specify the BAUD rate factor (1x, 16x, 64x), character length (5 to 8), number of STOP bits (1, 1-1/2, 2) Asynchronous or Synchronous mode, SYNDET (IN or OUT), parity, etc.

After receiving the control words, the μ PD8251 and μ PD8251A are ready to communicate. TxRDY is raised to signal the processor that the USART is ready to receive a character for transmission. When the processor writes a character to the USART, TxRDY is automatically reset.

Concurrently, the μ PD8251 and μ PD8251A may receive serial data; and after receiving an entire character, the RxRDY output is raised to indicate a completed character is ready for the processor. The processor fetch will automatically reset RxRDY.

Note: The μPD8251 and μPD8251A may provide faulty RxRDY for the first read after power-on or for the first read after receive is re-enabled by a command instruction (RxE). A dummy read is recommended to clear faulty RxRDY. But this is not the case for the first read after hardware or software reset after the device operation has once been established.

The μ PD8251 and μ PD8251A cannot transmit until the TxEN (Transmitter Enable) bit has been set by a Command Instruction and until the CTS (Clear to Send) input is a "zero". TxD is held in the "marking" state after Reset awaiting new control words.

The USART must be loaded with a group of two to four control words provided by the processor before data reception and transmission can begin. A RESET (internal or external) must immediately proceed the control words which are used to program the complete operational description of the communications interface. If an external RESET is not available, three successive 00 Hex or two successive 80 Hex command instructions ($C/\overline{D} = 1$) followed by a software reset command instruction (40 Hex) can be used to initialize the μ PD8251 and μ PD8251A.

There are two control word formats:

- 1. Mode Instruction
- 2. Command Instruction


This control word specifies the general characteristics of the interface regarding the Synchronous or Asynchronous mode, BAUD rate factor, character length, parity, and number of stop bits. Once the Mode Instruction has been received, SYNC characters or Command Instructions may be inserted depending on the Mode Instruction content. MODE INSTRUCTION

USART PROGRAMMING

OPERATIONAL DESCRIPTION

COMMAND INSTRUCTION This control word will be interpreted as a SYNC character definition if immediately preceded by a Mode Instruction which specified a Synchronous format. After the SYNC character(s) are specified or after an Asynchronous Mode Instruction, all subsequent control words will be interpreted as an update to the Command Instruction. Command Instruction updates may occur at any time during the data block. To modify the Mode Instruction, a bit may be set in the Command Instruction which causes an internal Reset which allows a new Mode Instruction to be accepted.

TYPICAL DATA BLOCK



The second SYNC character is skipped if MODE instruction has pro-NOTE (1) grammed the µPD8251 and µPD8251A to single character Internal SYNC Mode Both SYNC characters are skipped if MODE instruction has programmed the µPD8251 and µPD8251A to ASYNC mode

MODE INSTRUCTION DEFINITION


The µPD8251 and µPD8251A can operate in either Asynchronous or Synchronous communication modes. Understanding how the Mode Instruction controls the functional operation of the USART is easiest when the device is considered to be two separate components (one asynchronous and the other synchronous) which share the same support circuits and package. Although the format definition can be changed at will or "on the fly," the two modes will be explained separately for clarity.


ASYNCHRONOUS TRANSMISSION

When a data character is written into the µPD8251 and µPD8251A, the USART automatically acids a START bit (low level or "space") and the number of STOP bits (high level or "mark") specified by the Mode Instruction. If Parity has been enabled, an odd or even Parity bit is inserted just before the STOP bit(s), as specified by the Mode Instruction. Then, depending on CTS and TxEN, the character may be transmitted as a serial data stream at the TxD output. Data is shifted out by the falling edge of TxC at TxC, TxC/16 or TxC/64, as defined by the Mode Instruction.

If no data characters have been loaded into the µPD8251 and µPD8251A, or if all available characters have been transmitted, the TxD output remains "high" (marking) in preparation for sending the START bit of the next character provided by the processor. TxD may be forced to send a BREAK (continuously low) by setting the correct bit in the Command Instruction.

The RxD input line is normally held "high" (marking) by the transmitting device. A falling edge at RxD signals the possible beginning of a START bit and a new character. The START bit is checked by testing for a "low" at its nominal center as specified by the BAUD RATE. If a "low" is detected again, it is considered valid, and the bit assembling counter starts counting. The bit counter locates the approximate center of the data, parity (if specified), and STOP bits. The parity error flag (PE) is set, if a parity error occurs. Input bits are sampled at the RxD pin with the rising edge of RxC. If a high is not detected for the STOP bit, which normally signals the end of an input character, a framing error (FE) will be set. After a valid STOP bit, the input character is loaded into the parallel Data Bus Buffer of the μ PD8251 and μ PD8251A and the RxRDY signal is raised to indicate to the processor that a character is ready to be fetched. If the processor has failed to fetch the previous character, the new character replaces the old and the overrun flag (OE) is set. All the error flags can be reset by setting a bit in the Command Instruction. Error flag conditions will not stop subsequent USART operation.





ASYNCHRONOUS RECEIVE

PROCESSOR BYTE (5-8 BITS/CHAR)

DATA CHARACTER

START	DATA CHARACTER	PARITY	STOP
BIT	Darie channer en	BIT	BITS

TRANSMISSION FORMAT

BIT	DATA CHARACTER	PARITY	STOP
-----	----------------	--------	------

	OUNDACTED	
DATA	CHARACTER	

RECEIVE FORMAT

Notes () Generated by uPD8251/8251A

2 Does not appear on the Data Bus. 3 If character length is defined as 5, 6, or 7 bits, the united bits are set to "Zero."



As in Asynchronous transmission, the TxD output remains "high" (marking) until the μ PD8251 and μ PD8251A receive the first character (usually a SYNC character) from the processor. After a Command Instruction has set TxEN and after Clear to Send (CTS) goes low, the first character is serially transmitted. Data is shifted out on the falling edge of TxC and the same rate as TxC.

Once transmission has started, Synchronous Mode format requires that the serial data stream at TxD continue at the TxC rate or SYNC will be lost. If a data character is not provided by the processor before the μ PD8251 and μ PD8251A. Transmit Buffer becomes empty, the SYNC character(s) loaded directly following the Mode Instruction will be automatically inserted in the TxD data stream. The SYNC character(s) are inserted to fill the line and maintain synchronization until new data characters are available for transmission. If the μ PD8251 and μ PD8251A become empty, and must send the SYNC character(s), the TxEMPTY output is raised to signal the processor that the Transmitter Buffer is empty and SYNC characters are being transmitted. TxEMPTY is automatically reset by the next character from the processor.

SYNCHRONOUS RECEIVE


In Synchronous Receive, character synchronization can be either external or internal. If the internal SYNC mode has been selected, and the Enter HUNT (EH) bit has been set by a Command Instruction, the receiver goes into the HUNT mode.

Incoming data on the RxD input is sampled on the rising edge of RxC, and the Receive Buffer is compared with the first SYNC character after each bit has been loaded until a match is found. If two SYNC characters have been programmed, the next received character is also compared. When the SYNC character(s) programmed have been detected, the μ PD8251 and μ PD8251A leave the HUNT mode and are in character synchronization. At this time, the SYNDET (output) is set high. SYNDET is automatically reset by a STATUS READ.

If external SYNC has been specified in the Mode Instruction, a "one" applied to the SYNDET (input) for at least one RxC cycle will synchronize the USART.

Parity and Overrun Errors are treated the same in the Synchronous as in the Asynchronous Mode. If not in HUNT, parity will continue to be checked even if the receiver is not enabled. Framing errors do not apply in the Synchronous format.

The processor may command the receiver to enter the HUNT mode with a Command Instruction which sets Enter HUNT (EH) if synchronization is lost.



Note (1) If character length is defined as 5, 6 or 7 lists, the underst bits are set to 1240.

FORMAT

COMMAND INSTRUCTION After the functional definition of the µPD8251 and µPD8251A has been specified by the Mode Instruction and the SYNC character(s) have been entered (if in SYNC mode), the USART is ready to receive Command Instructions and begin communication. A Command Instruction is used to control the specific operation of the format selected by the Mode Instruction. Enable Transmit, Enable Receive, Error Reset and Modem Controls are controlled by the Command Instruction.

After the Mode Instruction and the SYNC character(s) (as needed) are loaded, all subsequent "control writes" (C/D = 1) will load or overwrite the Command Instruction register. A Reset operation (internal via CMD IR or external via the RESET input) will cause the µPD8251 and µPD8251A to interpret the next "control write", which must immediately follow the reset, as a Mode Instruction.

STATUS READ FORMAT

It is frequently necessary for the processor to examine the status of an active interface device to determine if errors have occurred or if there are other conditions which require a response from the processor. The µPD8251 and µPD8251A have features which allow the processor to read the device status at any time. A data fetch is issued by the processor while holding the C/D input "high" to obtain device Status Information, Many of the bits in the status register are copies of external pins. This dual status arrangement allows the µPD8251 and µPD8251A to be used in both Polled and interrupt driven environments. Status update can have a maximum delay of 16 clock periods in the µPD8251 and 28 clock periods in the µPD8251A.

When a parity error is detected, the PE flag is set. It is cleared by setting the PARITY ERROR ER bit in a subsequent Command Instruction. PE being set does not inhibit USART operation.


OVERRUN ERROR If the processor fails to read a data character before the one following is available, the OE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. Although OE being set does not inhibit USART operation, the previously received character is overwritten and lost.

FRAMING ERROR 1

If a valid STOP bit is not detected at the end of a character, the FE flag is set. It is cleared by setting the ER bit in a subsequent Command Instruction. FE being set does not inhibit USART operation.


Note: (1) ASYNC mode only.

COMMAND INSTRUCTION FORMAT




STATUS READ FORMAT

APPLICATION OF THE µPD8251 AND µPD8251A




ASYNCHRONOUS SERIAL INTERFACE TO CRT TERMINAL, DC to 9600 BAUD




ADDRESS BUS CONTROL BUS DATA BUS 5 Rs(Tet #PD 8251) 8251A SYNCHRONOUS TERMINAL OR PERIPHERAL DEVICE Rec Tec SYNDET

SYNCHRONOUS INTERFACE TO TERMINAL OR PERIPHERAL DEVICE




SYNCHRONOUS INTERFACE TO TELEPHONE LINES



PACKAGE OUTLINES µPD8251C µPD8251AC

Plastic				
TEM	MILLIMETERS	INCHES		
A	38 0 MAX	1 496 MAX		
8	2 49	0.098		
С	2 54	0 10		
D	05-01	0 02 * 0 004		
E	33 02	13		
F	15	0 059		
G	2 54 MIN	0.10 MIN		
н	0.5 MIN	0.02 MIN		
1	5 22 MAX	0 205 MAX		
J	5 72 MAX	0 225 MAX		
ĸ	15 24	0.6		
L	13.2	0 52		
м	0 25 0 10	0.01 0.004		





Ceramic

ITEM	MILLIMETERS	INCHES
A	36.2 MAX	1.43 MAX.
В	1.59 MAX.	0.06 MAX
С	2.54 : 0.1	0.1 : 0.004
D	0.46 : 0.01	0.02 : 0.004
E	33.02 : 0.1	13:0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
н	1.0 MIN.	0.04 MIN.
1	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
ĸ	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
M	0.25 : 0.05	0.01 ± 0.002

SINGLE/DOUBLE DENSITY FLOPPY DISK CONTROLLER

DESCRIPTION

The µPD765 is an LSI Floppy Disk Controller (FDC) Chip, which contains the circuitry and control functions for interfacing a processor to 4 Floppy Disk Drives. It is capable of supporting either IBM 3740 single density format (FM), or IBM System 34 Double Density format (MFM) including double sided recording. The µPD765 provides control signals which simplify the design of an external phase locked loop, and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a Floppy Disk Interface.

Hand-shaking signals are provided in the µPD765 which make DMA operation easy to incorporate with the aid of an external DMA Controller chip, such as the µPD8257. The FDC will operate in either DMA or Non-DMA mode. In the Non-DMA mode, the FDC generates interrupts to the processor every time a data byte is available. In the DMA mode, the processor need only load the command into the FDC and all data transfers occur under control of the µPD765 and DMA controller.

There are 15 separate commands which the µPD765 will execute. Each of these commands require multiple 8-bit bytes to fully specify the operation which the processor wishes the FDC to perform. The following commands are available:

Read Data Read ID Read Deleted Data Read a Track	Scan High or Equal Scan Low or Equal Specify Write Data Format a Track	Write Deleted Data Seek Recalibrate (Restore to Track 0) Sense Interrupt Status Sense Drive Status
Scan Equal	Format a Track	Sense Drive Status

FEATURES

Address mark detection circuitry is internal to the FDC which simplifies the phase locked loop and read electronics. The track stepping rate, head load time, and head unload time may be programmed by the user. The µPD765 offers many additional features such as multiple rector transfers in both read and write with a single command, and full IBM compatibility in both single and double density modes.

- IBM Compatible in Both Single and Double Density Recording Formats
- Programmable Data Record Lengths: 128, 256, 512, or 1024 Bytes/Sector
- Multi-Sector and Multi-Track Transfer Capability
- Drive Up to 4 Floppy Disks
- Data Scan Capability Will Scan a Single Sector or an Entire Cylinder's Worth of Data Fields, Comparing on a Byte by Byte Basis, Data in the Processor's Menory with Data Read from the Diskette
- Data Transfers in DMA or Non-DMA Mode
- · Parallel Seek Operations on Up to Four Drives
- Compatible with Most Microprocessors Including 8080A, 8085A, µPD780 (Z80TM)
- Single Phase 8 MHz Clock
- Single +5 Volt Power Supply
- Available in 40 Pin Plastic Dual-in-Line Package

RESET	1	~	40 VCC
RD	2		39 AW/SEEK
WR C			38 LCT/DIR
	4		37 FRISTP
AO C			36 HDL
DB0			35 RDY
DB1 C			34 WP/TS
DB2 C			33 FLT/TRC
DB3 C		μPD	32 PS0
		765A	31 PS1
DB5		TOUR	30 WDA
DB6 C			29 US0
DB7 C			28 US1
DROC			27 DHD
DACK			26 MFM
TCC			25 WE
IDX	10.00		24 VCO
INTE	10920		23 RD
CLK	1		22 ROW
GNDE			21 WCK


PIN CONFIGURATION

TM:Z80 is a registered trademark of Zilog, Inc.

Reprinted through courtesy of NEC Electronics, U.S.A., Inc.

NOTE: These manufacturer's specifications are provided for reference. The APC may not use some of the functions described here.

BLOCK DIAGRAM



Operating Temperature	-55°C to +150°C
Storage Temperature	o F to 17 Valte
All Output Voitages	a F to talks
All Input Voltages	0.5. 17 Males
Supply Voltage VCC	
Power Dissipation	

10°C to +70°C ABSOLUTE MAXIMUM 55°C to +150°C RATINGS*

*COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$

Ta = -10°C to +70°C; VCC = +5V ± 5% unless otherwise specified.

PARAMETER			LIMIT	UNIT	TEST	
	SYMBOL	MIN	TYPD	MAX	UNIT	CONDITIONS
nput Low Voltage VIL -0.5 0.8		0.8	V			
Input High Voltage	VIH	2.0		VCC + 0.5	V	
Output Low Voltage	VOL			0.45	V	IOL = 2.0 mA
Output High Voltage	VOH	2.4		Vcc	V	IOH = -200 #A
Input Low Voltage (CLK + WR Clock)	VIL(Φ)	-0.5		0.65	v	
Input High Voltage (CLK + WR Clock)	VIH(Φ)	2.4		VCC + 0.5	v	
Vcc Supply Current	1cc			150	mA	
Input Load Current				10	μA	VIN = VCC
(All Input Pins)	111			-10	μA	VIN = OV
High Level Output Leakage Current	LOH			10	μΑ	VOUT = VCC
Low Level Output Leakage Current	LOL			-10	μА	VOUT = +0.45V

Note: (1) Typical values for $T_8 = 25^{\circ}C$ and nominal supply voltage.

DC CHARACTERISTICS

PIN IDENTIFICATION

PIN		INPUT/ CONNECTION		FUNCTION		
NO.	SYMBOL	NAME	OUTPUT	то	FORCITOR	
1	RST	Reset	Input	Processor	Pisces FDC In ldfs stats. Resets output lines to FDD to "0" (low), Does not effect SRT, HUT or HLT in Specify command. If RDY pin is held high during Reset, FDC will generate instructor 1.35 ms later. To clear this instrupt use Same instrumpt Status command.	
2	RD	Read	Input (1)	Processor	Control signal for transfer of data from FDC to Data Bur, when "0" (low).	
3	WR	Write	Input	Processor	Control signal for transfer of data to FDC via Data Bus, when "0" (low).	
4	Ĉŝ	Chip Select	Input	Processor	IC extected when "0" (low), allowing RD and WR to be enabled.	
5	A0	Deta/Status Reg Select	Input	Processor	Selects Data Reg (Ag=1) or Status Reg (Ag=0) contents of the FDC to be sent to Data Bus.	
6-13	DB0-DB7	Deta Bus	Input(1) Output	Processor	BI-Directional 8-Bit Data Bus.	
14	DRQ	Data DMA Request	Output	DMA	DMA Request is being made by FDC when DRQ="1".	
15	DACK	DMA Acknowledge	Input	DMA	DMA cycle is active when "0" (low) and Controller is performing DMA transfer.	
16	TC	Terminal Count	Input	DMA	Indicates the termination of a DMA trans- fer when "1" (high). It terminates data transfer during Read/Write/Scan command in DMA or interrupt mode.	
17	IDX	Index	Input	FDD	Indicates the beginning of a disk track.	
18	INT	Interrupt	Output	Processor	Interrupt Request Generated by FDC.	
19	CLK	Clock	Input		Single Phase 8 MHz Squarewave Clock.	
20	GND	Ground			D.C. Power Return.	
21	WCK	Write Clock	Input		Write data rate to FDD. FM = 500 kHz, MFM = 1 MHz, with a pulse width of 250 ns for both FM and MFM.	
22	RDW	Read Data Window	Input	Phase Lock Loop	Generated by PLL, and used to sample data from FDD.	
23	RDD	Reed Data	Input	FDD	Read data from FDD, containing clock and data bits.	
24	VCO	VCO Sync	Output	Phase Lock Loop	Inhibits VCO in PLL when "0" (low), enables VCO when "1,"	
25	WE	Write Enable	Output	FDD	Enables write data into FDD.	
26	MFM	MFM Mode	Output	Phase Lock Loop	MFM mode when "1," FM mode when "0,"	
27	HD	Head Select	Output	FDD	Head 1 selected when "1" (high), Head 0 selected when "0" (low).	
28,29	US1,US0	Unit Select	Output	FDD	FDD Unit Selected.	
30	WDA	Write Deta	Output	FDD	Seriel clock and data bits to FDD.	
31,32	P\$1,P\$0	Precompensation (pre-shift)	Output	FDD	Write precompensation status during MPM mode. Determines early, late, and normal times.	
33	FLT/TRO	Fault/Track 0	Input	FDD	Senses FDD fault condition, in Reed/ Write mode; and Track 0 condition in Seek mod	
34	WP/TS	Write Protect/ Two-Side	Input	FDD	Senses Write Protect status in Reed/Write mode; and Two Side Media in Seek mode.	
36	RDY	Ready	Input	FDD	indicates FDD is ready to send or receive data.	
36	HDL	Heed Loed	Output	FDD	Command which causes read/write head in FDD to contact disketts.	
37	FR/STP	Fit Reset/Step	Output	FDD	Resets fault F.F. In FDD in Read/Write mode, contains step pulses to move head to enother cylinder in Stek mode.	
38	LCT/DIR	Low Current/ Direction	Output	FDD	Lowers Write current on Inner tracks in Read/Write mode, determines direction- head will resp in Seek mode. A fault reset pulse is issued at the beginning of each Read or Write command prior to the occurrence of the Head Load signal.	
39	THW/SEEK	Read Write/SEEK	Output	FDD	When "1" (high) Beek mode selected and when "0" (low) Reed/Write mode selected.	
40	Vcc	+6V			DC Power.	

Note: 1 Disabled when CS = 1.

Ta = -10°C to +70°C; VCC = +5V ± 5% unless otherwise specified.

AC CHARACTERISTICS

ALCOMPTED .	SYMBOL		LIMITS			UN	IT	TEST
PARAMETER		MIN	-	YP1	MAX	-	-	
Clock Period	PCY	120	12	25	500	n	-	
Clock Active (High, Low)	Φ0	40		-		n	-	
Clock Rise Time	Φr			-	20	-	-	
Clock Fall Time	41	1			20	-	-	
AQ. CS. DACK Set Up Time to RD 4	TAR	0				n	-	
AD. CS. DACK Hold Time from RD 1	TRA	0				n	-	
RD Width	TRR	250				n		
Data Access Time from RD 1	TRD				200	-		CL = 100 pf
DB to Float Delay Time from RD 1	TDF	20		2.11	100) n	5	CL = 100 pF
AQ. CS. DACK Set Up Time to WR 1	TAW	0					5	
AQ, CS, DACK Hold Time to WR 1	TWA	0					18	
WR Width	Tww	250			1	1	15	
Data Set Up Time to WR 1	TDW	150				-	15	
Data Hold Time from WR 1	TWD	5					15	
INT Delay Time from RD 1	TRI				50	-	ns	
INT Delay Time from WR 1	TWI				50	0	ns	
DRQ Cycle Time	TMCY	13	T				41	
DRQ Delay Time from DACK 1	TAM		T		20	0	ns	
TC Width	TTC	1	T			¢	CY	
Reset Width	TRST	14	T			4	CY	
WCK Cycle Time	TCY		- 10	2 or 42	5		μ	MFM = 0 MFM = 1
	To	80		250	35	50	ns	
WCK Active Time (High)	Tr	-	1			20	ns	
WCK Rise Time	Tr	-	1			20	ns	
WCK Fall Time Pre-Shift Delay Time from WCK 1	TCP	20	1		10	00	ns	
WDA Delay Time from WCK 1	TCD	20	1		1	00	ns	
RDD Active Time (High)	TRDD	40					ns	
Window Cycle Time	TWCY	-	1	2.0			μ1	MFM = 0 MFM = 1
Window Hold Time to/from RDD	TRDW						ns	
122	TUS	12			-		μs	
US0,1 Hold Time to RW/SEEK 1 SEEK/RW Hold Time to LOW CURRENT/	TSD	7					μs]
DIRECTION 1 LOW CURRENT/DIRECTION Hold Time to FAULT RESET/STEP 1	TDST	1	.0				μs	
US0.1 Hold Time from FAULT RESET/STEP 1	TSTU	5	.0				μs	8 MHz Clock Period
STEP Active Time (High)	TSTP	6	5.0	7.0			μs	
	TSC	33	1	3		3	μs	
STEP Cycle Time FAULT RESET Active Time (High)	TER	8	0.1			10	μs	
Write Data Width		D T0-5	0				ns	
Write Data Width WDD 0 US0,1 Hold Time After SEEK TSU 15					με			
Seek Hold Time from DIR	TDS	30)				μ1	8 MHz Clo Period
	TSTO	24	1			-	μs	
DIR Hold Time after STEP	TIDX	_	5	-	-		PC1	(
Index Pulse Width	TMB	_			1		ns	
RD + Delay from DRQ	TNW	-					ns	8 MHz Clo
WR + Delay from DRQ WE or RD Response Time from DRQ 1	TMR	-	-	-	-	12	HS.	

Notes: (1) Typical values for T_a = 25°C and nominal supply voltage.
 (2) The former value of 2 and 1 are applied to Standard Floppy, and the latter value of 4 and 2 are applied to Minii floopy.
 (3) Under Software Control. The range is from 1 ms to 16 ms at 8 MHz Clock Period, and 2 to 32 ms at 4 MHz Clock Period.

D For mini-floppy applications, PCY must be 4 mHz.

CAPACITANCE

$T_a = 25^{\circ}C; f_c = 1 MHz; VCC = 0V$

PARAMETER	SYMBOL	LIMITS				TEST	
		MIN	TYP	MAX	UNIT	CONDITIONS	
Clock Input Capacitance	CIN(Φ)			20	pF	All Pins Excep	
Input Capacitance	CIN	1		10	pF pF	Pin Under Test Tied to AC Ground	
Output Capacitance	COUT			20			


AC TEST CONDITION




AC TESTING


Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0." Timing measurements are made at 2.0V for a logic "1" and 0.8V for a logic "0." Clocks are driven at 3.0V for a logic "1" and 0.3V for a logic "0." Timing measurements are made at 2.4V for a logic "1" and 0.65V for a logic "0."

TIMING WAVEFORMS







PROCESSOR WRITE OPERATION




DMA OPERATION









SEEK OPERATION









RESET


- TRST

RESET

TIMING WAVEFORMS (CONT.)







INTERNAL REGISTERS

The μ PD765 contains two registers which may be accessed by the main system processor; a Status Register and a Data Register. The 8-bit Main Status Register contains the status information of the FDC, and may be accessed at any time. The 8-bit Data Register (actually consists of several registers in a stack with only one register presented to the data bus at a time), which stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the Data Register in order to program or obtain the results after a particular command. The Status Register may only be read and is used to facilitate the transfer of data between the processor and μ PD765.

The relationship between the Status/Data registers and the signals $\overline{RD}, \overline{WR},$ and A_0 is shown below.


Ao	RD	WR	FUNCTION
0	0	1	Read Main Status Register
0	1	0	Illegal
0	0	0	Illegal
1	0	0	Illegal
1	0	1	Read from Data Register
1	1	0	Write into Data Register

INTERNAL REGISTERS (CONT.)

The bits in the Main Status Register are defined as follows:

BIT NUMBER	NAME	SYMBOL	DESCRIPTION
DB ₀	FDD 0 Busy	D ₀ 8	FDD number 0 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.
DB1	FDD 1 Busy	D ₁ B	FDD number 1 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.
DB2	FDD 2 Buty	D28	FDD number 2 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.
DB3	FDD 3 Busy	D3B	FDD number 3 is in the Seek mode. If any of the bits is set FDC will not accept read or write command.
DB4	FDC Buty	CB	A read or write command is in process. FDC will not accept any other command
DB5	Execution Mode	EXM	This bit is set only during execution phase in non-DMA mode. When DB5 goes low, execution phase has ended, and result phase was started. It operates only during NON-DMA mode of operation.
D86	Data Input/Output	DIO	Indicates direction of data transfer between FDC and Data Register. If DIO = "1 then transfer is from Data Register to the Processor. If DIO = "0", then transfer is from the Processor to Data Register.
DB7	Request for Master	ROM	Indicates Data Register is ready to send or receive data to or from the Processor. Both bits DIO and ROM should be used to perform the hand-shaking functions o "ready" and "direction" to the processor.

The DIO and RQM bits in the Status Register indicate when Data is ready and in which direction data will be transferred on the Data Bus. The max time between the last RD or WR during command or result phase and DIO and RQM getting set or reset is 12 µs. For this ressol revery time Main Status Register is read the CPU should wait 12 µs. The max time from the trailing edge of the last RD in the result phase to when DB4 (FDC Bury) goes low is 12 µs.



COMMAND SEQUENCE

The μ PD765 is capable of performing 15 different commands. Each command is initiated by a multi-byte transfer from the processor, and the result after execution of the command may also be a multi-byte transfer back to the processor. Because of this multi-byte interchange of information between the μ PD765 and the processor, it is convenient to consider each command as consisting of three phases:

Command Phase:	The FDC receives all information required to perform a particular
	operation from the processor.

Execution Phase: The FDC performs the operation it was instructed to do.

Result Phase: After completion of the operation, status and other housekeeping information are made available to the processor.

INSTRUCTION SET

					DAT	TA B	US			State of the state					-	DA	TA B	US	-	-		
PHASE	R/W	07	Dg	Dg	D4	03	D ₂	D1	Do	REMARKS	PHASE	R/W	D7	De	Dg	D4	Dg	D2	D1	Do	REMARKS	
	-	-		1	SCAN	LO	WOR	EQUA	L				-			R	ECA	LIBR	ATE			
Command	w	MT	MF	SK	1	1	0	0	1	Command Codes	Command	w	0	0	0	0	0	1	1	1	Command Codes	
	w	×	×	×	×	×	HD	US1	U\$0			w	×	x	x	x	×	C	US1	USO		
	w	-								Sector ID information prior	-										Head retracied to Track 0	
	W	-								Command execution	Execution		-	-		-				ATUS	The state of the s	
	w										-	-			_			-				
	w					10.0					Command	w	0	0	0	0	1	0	0	0	Command Codes	
	w	-	_	_		GPL-		_			Result	R	-	_	_		TO-	_	-		Status information at the end	
	w	-	-	_	-1	STP-	-				100000	R	-	-	_	P	CN-	_	-		of seek-operation about the FDC	
Execution										Data-compared between the			-		_	-	SPE	ECIFY	٢			
										FDD and main-system	Command	W	0	0	0	0	0	ō	1	1	Command Codes	
100000										12 martine and the second		w	_	-SR	T	-	-		- HU	т —		
Result	R					ST 0-		-		Status information after Command execution		w							-			
	R	-	-			ST 2				Commany execution					SI	ENSE	DRI	VES	TATU	rs		
	R	-	-			- C -		-	-	Sector ID information after	Command	w	0	0	0	0	0	1	0	0	Command Codes	
	R	-				-11-			-	Command execution	Conception and	w	×							USO	a sector and a sector sector	
	R					-N-			-			~	^	10	- 21			nu	USI	050		
								EQU			Result	R	-	-	-	— s	T3-	-	-		Status information about FDD	
-			0.110	_		-			AL		-	15.4					SE	EK				
Command	w	10000					1		1	Command Codes	Command	w	0	0	0	0	1	1	1	1	Command Codes	
	12	1										w	x	x	×	×	×	HD	US1	USO		
	w									Sector 1D Information prior Command execution		w	-	_	134		CN-					
	w					-8-				Command Execution	Execution											
	w	-	_	_	_	-N-															Head is positioned over proper Cylinder on	
	w	-						_													Diskette	
	w	-																			L'INCELLE.	
E	w	-	-		-	STP -							-	-	-	-	INV	ALI	2	-		
Execution										Data-compared between the	Command	w	-	-	1.		Cod	11110	-	-	Invalid Command Codes	
										FDD and main-system	Command		-	-		i vanic	Cod			-	(NoOp - FDC goes into	
Result	R			-	_	ST 0			_	Status information after											Standby Statel	
	R	-	-	_	-	ST 1		_		Command execution	Reult	R		_	_		T 0-	_			ST 0 = 80	
	8	-								Commentaria and	1.20X										(16)	
	8	-	-					_		Sector ID information after												
	P					- H - - R -			-	Command execution										-		
	8					- 11 -		-												-		
	R.	_	-	-	_		_		_			_	-	-	_	-	_	-	-			

INSTRUCTION SET ① ② (CONT.)

PHASE	R/W	1	REMARKS	PHASE	R/W	DATA BUS D7 D6 D5 D4 D3 D2 D1 D	REMARKS
-		READ DATA	AND THE REAL PROPERTY OF		-	READ A TRACK	a concerna
Command	W	MT MF SK 0 0 1 1 0	Command Codes	Command	w		
1.	w	X X X X X HD US1 US		1.000			
	w	C		1	W	X X X X X HD US1 U	50
12	w	C	Sector ID information prior		W.	C	- Sector ID information prior
	w	R	* to Command execution. The		W		to Command execution
	w	N	 4 bytes are commanded against 	e	w		-
	W	FOT	 header on Floppy Disk 		w	N	-
	w	GPL			W	E0T	-
	w				W	GPL-	-1
	1.000	U.C.			W	DTL	-
Execution			Data transfer between the				
			FDD and main-system	Execution			Data-transfer between the
14111111	14						FDD and main-system. FDC
Result	R	ST 0	Status information after				reads all data fields
	я		Command execution				from index hole to EOT
_	я	ST 2	a strange and strange and	Result	8	ST 0	and a second second second
	R	C	Sector ID information after		8		- Status information after
- 1	R	н	Command execution		R		Command execution
	н				A		
	R	N			A A	C	- Sector ID information after
	-	READ DELETED DATA		-	R		Command execution
Command	w			1	i ii		
Command			Command Codes	-	1.0		
	w	X X X X X HD US1 US0		-		READ ID	
	w	C	and the second second	Command	W	0 MF 0 0 1 0 1 0	Commands
	w	H	Sector 10 information prior		w		
	w		to Command execution. The			* * * * X HD US1 US0	
	w	N	4 bytes are commanided against header on Floppy Disk	Execution			The first second in the
	w	F01	reader on Flooply Disk				The first correct ID information
	w	GPL					on the Cylinder is stored in
	w	OTL					Data Register
				Result	R	ST 0	Status information after
Execution			Data transfer between the		A		Command execution
10 10			FDD and main system		8		Comments and Company
1000			- order among impaired stylesterns		R	C	Sector ID information read
Result	R	ST 0	Status information after		R.	H	during Execution Phase from
	6	ST 1	Command execution		8		Floppy Disk
	R	5T 2	121100000000000000000000000000000000000		R	N	* JODEY DISK
	8	c	Sector ID information after			and the second se	
	8	H	Command execution		_	FORMAT A TRACK	
	R	R		Command -	w	0 MF 0 0 1 1 0 1	Command Codes
	A	N			w	K X K K K HO USI USO	Contraction of the second
		WRITE DATA				N. W. LEWIS	
ommand	w			1	w	N	Bytes/Sector
An end of the second			Command Codes		w	GPL	Sectors/Track
	w	X X X X X HD US1 US0			w	D	Gep 3
	W	C				7	Filter Byte
1.3	W		Sector ID information prov	Execution			FOC formats an entire track
100	W		to Command execution The	Constant of the second	21		
13	w	N	4 bytes are commanded against	Hesult	R	ST 0	Status information after
	W	EOT	header on Floppy Disk		R		Command execution
	w	GPL			R	ST 2	Section Constrained a
	W	DTL			8	C	In this case, the ID information
	· · · ·				8		has no meaning
Recution			Party house the second				
*BCUTION			Lista transfer between the		A		and the second se
AND CLOSE			Data transfer between the main system and FDD		я я		
			main-system and FDD			N	
esuit	R	ST 0	main-system and FDD Status information after	Communa	R	SCAN EQUAL	
eswit	n	ST 1	main-system and FDD	Command	w	N	Commend Codes
enuit	я я -	ST 1	main system and FDD Status information after Command execution		w	SCAN EQUAL	Commend Codes
esuit	д д	ST 1	main-system and FDD Status information after Command execution Sector ID information after		w	N	
riun	用用	ST 1 ST 2 C H	main system and FDD Status information after Command execution		R V	N SCAN EQUAL M1 MF SK 1 0 0 0 1 1 X X X HD US1 US0 0	Sector ID information prior
esult	8	ST 1 ST 2 C H R 	main-system and FDD Status information after Command execution Sector ID information after		R	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0	
esult	用用	ST 1 	main-system and FDD Status information after Command execution Sector ID information after		R	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HO US1 US0 C	Sector ID Information prop
esult	8	ST 1 	main-system and FDD Status information after Command execution Sector ID information after			N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H H N	Sector ID Information prop
esuit	府 府 府 府 月 月	ST 1	main system and FDD Status information after Command execution Sector ID information after Command execution			N SCANEQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H N N E01	Sector ID Information prop
esuit	я	ST 1 ST 2 H H N WRITE DELETED DATA IT MF 0 0 1 0 0 1	main-system and FDD Status information after Command execution Sector ID information after			N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H N C C N C C C C C C C C C C C C C	Sector ID Information prop
esuit	я	ST 1	main system and FDD Status information after Command execution Sector ID information after Command execution		R	N SCANEQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H N N E01	Sector ID Information prop
esuit	н н н н н н н н н н н н н н н н н н н	ST 1 ST 2 H H N WRITE DELETED DATA IT MF 0 0 1 0 0 1	mennsystem and FDD Status information after Command execution Sector ID information after Command execution		R	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H N C C N C C C C C C C C C C C C C	Sector ID information prior to Command execution
esuit	н н н н н н н н н н н н н н н н н н н	ST 1	mannestern and FID Status vitorimetion after Comming execution Sector ID information after Command execution Command Codes		R	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H N C C N C C C C C C C C C C C C C	Sector ID information prov to Command execution
esuit	н	ST 1 ST 2 H N WRITE DILETED DATA IT MF 0 0 1 0 0 1 X X X X HO US1 US0 C H	mannsystem and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information priori Command execution The	Encution		N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HO US1 US0 H H 601 601 STP	Sector ID information prior to Command execution
esuit	8	ST 1	mannestern and FID Status vitormation after Command execution Sector ID information after Command execution Command Codes Bettor ID information prior ID Command execution The Entrate are commonded against	Execution Result	R * * * * * * * * * * * * * * * * * * *	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H R N E01 STP ST 0	Sector ID information prior to Command execution Date compared between the F3D and main system
esuit smmand	н	ST 1	mannsystem and FDD Status information after Command execution Sector ID information after Command execution Command Codes Sector ID information priori Command execution The	Esecution Result	R	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H P 01 C1 C1 C1 ST 0 ST 1 ST 1	Sector ID information prov to Command execution Date compared between the F3D and main system Status information after
ewit	н	- 5T 1	mannestern and FID Status vitormation after Command execution Sector ID information after Command execution Command Codes Bettor ID information prior ID Command execution The Entrate are commonded against	E recution Result	R * * * * * * * * * * * * * * * * * * *	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H R N E01 STP ST 0	Sector ID information prior to Command execution Date compared between the F3D and main system
esuit revenand	R	ST 1 ST 2 C N WRITE DELETED DATA IT MF 0 IT MF 0 <	mannestern and FID Status vitormation after Command execution Sector ID information after Command execution Command Codes Bettor ID information prior ID Command execution The Entrate are commonded against	E recution Result	R * * * * * * * * * * * * * * * * * * *	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H P 01 C1 C1 C1 ST 0 ST 1 ST 1	Sector ID information prov to Command execution Date compared between the F2D and main system. Status information after Command execution
rewit	R		mannestern and FID Status vitormation after Command execution Sector ID information after Command execution Command Codes Bettor ID information prior ID Command execution The Entrate are commonded against	Execution Result	R ************************************	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C R R R C R C R C ST P ST 0 ST 0 ST 2 C C ST 2 C C C C C C C C C C C C C	Sector ID information prior to Command execution Date compand barrases me F2D and main system Status information after Sector ID information after
esuit revenand	R		mennisstem and PID Status information after Command execution Sector ID information after Command execution Command Codes Exetor ID information prior II Command execution The Exetor ID information prior II Command execution	E recution Result	R ************************************	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HO US1 US0 H N N E01 G12 G12 S10 S11 S12 C	Sector ID information prov to Command execution Date compared between the F3D and main system. Status information after Command execution
rewit	R		mannestern and FID Status vitormation after Command execution Sector ID information after Command execution Command Codes Sector ID information proci ID Command I Resultion. The Borts are commanded against reade on Floppy Data	Execution Result	R ************************************	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H R 	Sector ID information prior to Command execution Date compared because the F2D and main system Status information after Sector ID information after
esult remand			mennisstem and PID Status information after Command execution Sector ID information after Command execution Command Codes Exetor ID information prior II Command execution The Exetor ID information prior II Command execution	Execution Result	R ************************************	N SCAN EQUAL MT MF SK 1 0 0 1 X X X HD US1 US0 — C	Sector ID information prior to Command execution Date compared because the F2D and main system Status information after Sector ID information after
esuit	R R		mannsystem and FDD Status vhormation after Command execution Sector ID information after Command execution Command execution Command codes Better ID information priori Command execution. The Command execution The Command execution The Command execution the Data transfer between the FDD and main system.	Execution Result	R ************************************	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H R 	Sector ID information prior to Command execution Date compand barrases me F2D and main system Status information after Sector ID information after
esuit		ST 1 ST 2 C R NHITE OFLICTED DATA WRITE OFLICTED DATA TX MF 0 0 1 0 0 1 X X X 10 0 1 00 1 X X X 100 US1 US0 C R R R R OC R R OTL	mannestern and PDD Status vitorimation after Command execution Sector ID information after Command Codes Command Codes Bettor ID information prior ID Command Secution The Extra seconomedel ageast reader on Floger Dax.	Execution Result	R ************************************	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H R 	Sector ID information prior to Command execution Date compared because the F2D and main system Status information after Sector ID information after
ecution put to a		ST 1	mannsystem and FDD Status vhormation after Command execution Sector ID information after Command execution Command execution Command codes Better ID information priori Command execution. The Command execution The Command execution The Command execution the Data transfer between the FDD and main system.	Execution Result	R ************************************	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H R 	Sector ID information prior to Command execution Date compand barrases me F2D and main system Status information after Sector ID information after
esuit revealed secution solt 5 6		ST 1	mennisistem and PDD Status information after Command execution Sector ID information after Command Codes Command Codes Sector ID information prior II Command secution Testes are commended seasure Revise on Flopey Das Data transfer between the FDD and main system Status information after Command execution	Execution Result	R ************************************	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H R 	Sector ID information prior to Command execution Date compand barrases me F2D and main system Status information after Sector ID information after
eult mmend soution buit E		ST 1 ST 2 C R N WRITE OBLETED DATA TT MF 0 0 1 0 0 1 X X X HO US1 US0 C N E0T OFL DTL ST 0 ST 1 ST 2 C	memorystem and PDD Status information after Command execution Sector ID information after Command execution Command execution Command codes Sector ID information provi IS Command execution In Command execution In Sector ID and main system Data stansfer between the PDD and main system Data stansfer between the PDD and main system Data stansfer between the Command execution	Execution Result	R ************************************	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H R 	Sector ID information prior to Command execution Date compand barrases me F2D and main system Status information after Sector ID information after
esuit revealed secution solt 5 6		ST 1 ST 2 C R N WRITE OBLETED DATA TT MF 0 0 1 0 0 1 X X X HO US1 US0 C N E0T OFL DTL ST 0 ST 1 ST 2 C	mennisistem and PDD Status information after Command execution Sector ID information after Command Codes Command Codes Sector ID information prior II Command secution Testes are commended seasure Revise on Flopey Das Parts transfer between the FDD and main system Status information after Command execution	Execution Result	R ************************************	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H R 	Sector ID information prior to Command execution Date compand barrases me F2D and main system Status information after Sector ID information after
ecution F		ST 1 ST 2 C H R N WRITE DELETED DATA IT IT NF O IT IT NF O IT	memorystem and PDD Status information after Command execution Sector ID information after Command execution Command execution Command codes Sector ID information provi IS Command execution In Command execution In Sector ID and main system Data stansfer between the PDD and main system Data stansfer between the PDD and main system Data stansfer between the Command execution	Execution Result	R ************************************	N SCAN EQUAL MT MF SK 1 0 0 0 1 X X X X HD US1 US0 C H H R 	Sector ID information prior to Command execution Date compand barrases ne F2D and main system Status information after Sector ID information after

Note: () Symbols used in this table are described at the end of this section.

Ap should equal binary 1 for all operations.
 X - Don't care, usually made to equal binary 0.

SYMBOL	NAME	DESCRIPTION
AO	Address Line 0	A ₀ controls selection of Main Status Register (A ₀ = 0) or Data Register (A ₀ = 1)
с	Cylinder Number	C stands for the current/selected Cylinder (track) number 0 through 76 of the medium.
D	Data	D stands for the data pattern which is going to be written into a Sector.
D ₇ -D ₀ Data Bus		8-bit Data Bus, where D γ stands for a most significant bit, and D $_0$ stands for a least significant bit.
DTL Data Length		When N is defined as 00, DTL stands for the data length which users are going to read out or write into the Sector.
EOT End of Track		EOT stands for the final Sector number on a Cylinder. During Read or Write operation FDC will stop date transfer after a sector # equal to EOT.
GPL	Gap Length	GPL stands for the length of Gap 3. During Read/Write commands this value determines the number of bytes that VCOs will stay low after two CRC bytes. During Format command it determines the size of Gap 3.
	Head Address	H stands for head number 0 or 1, as specified in ID field.
H HD	Head	HD stands for a selected head number 0 or 1 and controls the polarity of pin 27. (H = HD in all command words.)
HLT	Head Load Time	HLT stands for the head load time in the FDD (2 to 254 ms in 2 ms increments).
HUT	Head Unload Time	HUT stands for the head unload time after a read or write opera- tion has occurred (16 to 240 ms in 16 ms increments).
MF	FM or MFM Mode	If MF is low, FM mode is selected, and if it is high, MFM mode is selected.
MT	Multi-Track	If MT is high, a multi-track operation is to be performed. If MT = after finishing Read/Write operation on side 0 FDC will auto- matically start searching for sector 1 on side 1.

COMMAND SYMBOL DESCRIPTION

MEMORIES 8080 SYSTEM BUS AO D80-7 MEMR DB0-7 IOR RD MEMW NOI cs CS INT READ DATA WINDOW HRO RESET HLDA PLL RD DATA DRO PD8257 DMA CONTROLLER WR DATA DRIVE DACK #PD765 FDC INTERFACE INPUT CONTROL TC TERMINAL COUNT OUTPUT CONTROL

SYSTEM CONFIGURATION

COMMAND SYMBOL DESCRIPTION (CONT.)

SYMB	OL N	AME DESCRIPTION					
N	Number	N stands for the number of data bytes written in a Sector.					
NCN	New Cylinder f	NUMber NCN stands for a new Cylinder number, which is going to be reached as a result of the Seek operation. Desired position of Head.					
ND	Non-DMA Mod	ND stands for operation in the Non-DMA Mod					
PCN Present Cylinder Number		PCN stands for the Cylinder number at the con pletion of SENSE INTERRUPT STATUS Command. Position of Head at present time.					
	Record	R stands for the Sector number, which will be read or written.					
R/W Read/Write		R/W stands for either Read (R) or Write (W) signal.					
SC	Sector	SC indicates the number of Sectors per Cylinder.					
SK	Skip	SK stands for Skip Deleted Data Address Mark.					
SRT	Step Rate Time	SRT stands for the Stepping Rate for the FDD (1 to 16 ms in 1 ms increments.) Stepping Rate applies to all drives, (F = 1 ms, E = 2 ms, etc.).					
ST 0 ST 1 ST 2 ST 3	Status 0 Status 1 Status 2 Status 3	ST 0-3 stand for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be con- fused with the main status register (selected by $A_0 = 0$). ST 0-3 may be read only after a com- mand has been executed and contain information relevant to that particular command.					
STP		During a Scan operation, if STP = 1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); and if STP = 2, then alternate sectors are read and compared.					
), US1	Unit Select	US stands for a selected drive number 0 or 1.					

PROCESSOR INTERFACE During Command or Result Phases the Main Status Register (described earlier) must be read by the processor before each byte of information is written into or read from the Data Register, After each byte of data read or written to Data Register, CPU should wait tor 12 μs before reading MSR. Bits D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the $\mu PD765$ Many of the commands require multiple bytes, and as a result the Main Status Register must be read prior to each byte transfer to the μ PD765. On the other hand, during the Result Phase, D6 and D7 in the Main Status Register must both be 1's (D6 = 1 and D7 = 1) before reading each byte from the Data Register. Note, this reading of the Main Status Register before each byte transfer to the μPD765 is required in only the Command and Result Phases, and NOT during the Execution

During the Execution Phase, the Main Status Register need not be read. If the μPD765 is in the NON-DMA Mode, then the receipt of each data byte (if μ PD765 is reading data from FDD) is indicated by an Interrupt signal on pin 18 (INT = 1). The generation of a Read signal (\overline{RD} = 0) or Write signal (\overline{WR} = 0) will reset the Interrupt as well as output the Data onto the Data Bus, If the processor cannot handle Interrupts fast enough (every 13 $\mu s)$ for MFM and 27 μs for FM mode, then it may poll the Main Status Register and then bit D7 (RQM) functions just like the Interrupt signal. If a Write Command is in process then the WR signal performs the reset to the Interrupt

If the μ PD765 is in the DMA Mode, no Interrupts are generated during the Execution Phase. The μ PD765 generates DRQ's (DMA Requests) when each byte of data is available. The DMA Controller responds to this request with both a DACK = 0 (DMA Acknowledge) and a \overline{RD} = 0 (Read signal). When the DMA Acknowledge signal goes low (DACK = 0) then the DMA Request is reset (DRQ = 0). If a Write Command has been programmed then a WR signal will appear instead of RD. After the Execution Phase has been completed (Terminal Count has occurred) or EOT sector was read/ written, then an Interrupt will occur (INT = 1). This signifies the beginning of the Result Phase. When the first byte of data is read during the Result Phase, the Interrupt is automatically reset (INT = 0).

It is important to note that during the Result Phase all bytes shown in the Command Table must be read. The Read Data Command, for example has seven bytes of data in the Result Phase. All seven bytes must be read in order to successfully complete the Read Data Command. The μ PD765 will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result Phase.

The μ PD765 contains five Status Registers. The Main Status Register mentioned above may be read by the processor at any time. The other four Status Registers (ST0, ST1, ST2, and ST3) are only available during the Result Phase, and may be read only after completing a command. The particular command which has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent to the μ PD765 to form the Command Phase, and are read out of the μ PD765 in the Result Phase, must occur in the order shown in the Command Table. That is, the Command Code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the Command or Result Phases are allowed. After the last byte of data in the Command Phase is sent to the μ PD765, the Execution Phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result Phase, the command is automatically ended and the μ PD765 is ready for a new command.

After the Specify command has been sent to the μ PD765, the Unit Select line US0 and US1 will automatically go into a polling mode. In between commands (and between step pulses in the SEEK command) the μ PD765 polls all four FDD's looking for a change in the Ready line from any of the drives. If the Ready line changes state (usually due to a door opening or closing) then the μ PD765 will generate an interrupt. When Status Register 0 (STO) is read (after Sense interrupt Status is issued), Not Ready (NR) will be indicated. The polling of the Ready line by the μ PD765 occurs continuously between commands, thus notifying the processor which drives are on or off line. Each drive is polled every 1,024 ms except during the Read/Write commands.

READ DATA

A set of nine (9) byte words are required to place the FDC into the Read Data Mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC outputs data (from the data field) byte-to-byte to the main system via the data but.

After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multi-Sector Read Operation." The Read Data Command may be terminated by the receipt of a Terminal Count signal. TC should be issued at the same time that the DACK for the last byte of data is sent. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminate the Read Data Command.

The amount of data which can be handled with a single command to the FDC depends upon MT (multitrack), MF (MFM/FM), and N (Number of Bytes/Sector), Table 1 below shows the Transfer Capacity.

FUNCTIONAL DESCRIPTION OF COMMANDS

POLLING FEATURE OF THE µPD765

Multi-Track MT	MFM/FM MF	Bytes/Sector N	Maximum Transfer Capacity (Bytes/Sector) (Number of Sectors)	Final Sector Read
0	0	00	(128) (26) = 3,328	26 at Side 0
0	1	01	(256) (26) = 6,656	or 26 at Side 1
1	0	00	(128) (52) = 6,656	
1	1	01	(256) (52) = 13,312	26 at Side 1
0	0	01	(256) (15) = 3,840	15 at Side 0
0	1	02	(512) (15) = 7,680	or 15 at Side 1
1	0	01	(256) (30) = 7,680	
1	1	02	(512) (30) = 15,360	15 at Side 1
0	0	02	(512) (8) = 4,096	8 at Side 0
0	1	03	(1024) (8) = 8,192	or 8 at Side 1
1	0	02	(512) (16) = 8,192	and an order i
1	1	03	(1024) (16) = 16,384	8 at Side 1

Table 1. Transfer Capacity

The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at Sector 1, Side 0 and completing at Sector L, Side 1 (Sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette.

When N = 0, then DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a Sector, the data beyond DTL in the Sector, is not sent to the Data Bus. The FDC reads (internally) the complete Sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read Operation. When N is non-zero, then DTL has no meaning and should be set to FF Hexidecimal.

At the completion of the Read Data Command, the head is not unloaded until after Head Unload Time Interval (specified in the Specify Command) has elapsed. If the processor issues another command before the head unloads then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another.

If the FDC detects the Index Hole twice without finding the right sector, (indicated in "R"), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (Data Error) flag in Status Register 1 to a 1 (high), and if a CRC error occurs in the Data Field the FDC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and the reminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

If the FDC reads a Deleted Data Address Mark off the diskette, and the SK bit (bit D5 in the first Command Word) is not set (SK = 0), then the FDC sets the CM (Control Mark) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command, after reading all the data in the Sector. If SK = 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector. The CRC bits in the deleted data field are not checked when SK = 1.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be serviced by the processor every 27 μ s in the FM Mode, and every 13 μ s in the MFM Mode, or the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command.

If the processor terminates a read (or write) operation in the FDC, then the ID Information in the Result Phase is dependent upon the state of the MT bit and EOT byte. Table 2 shows the values for C, H, R, and N, when the processor terminates the Command.

			ID Infe	ormation a	t Result Pha	50
	HD	Final Sector Transferred to Processor	CI	н	R	N
MT	HU		NC	NC	R+1	NC
	0	Less than EOT	C+1	NC	R = 01	NC
	0	Equal to EOT	NC	NC	R + 1	NC
0	1	Less than EOT	C+1	NC	R = 01	NC
	1	Equal to EOT	NC	NC	R + 1	NC
-	0	Less than EOT		LSB	R = 01	NO
	0	Equal to EOT	NC	attended.	R+1	NO
1	1	Less than EOT	NC	NC	R = 01	N
	+ ·	Equal to EOT	C + 1	LSB	H-01	

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

Notes: 1 NC (No Change): The same value as the one at the beginning of command execution

2 LSB (Least Significant Bit): The least significant bit of H is complemented.

A set of nine (9) bytes are required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified Head Settling Time (defined in the Specify Command), and begins reading ID Fields. When all four bytes loaded during the command (C, H, R, N) match the four bytes of the ID field from the diskette, the FDC takes data from the processor byte-by-byte via the data bus, and outputs it to the FDD.

After writing data into the current sector, the Sector Number stored in "R" is incremented by one, and the next data field is written into. The FDC continues this "Multi-Sector Write Operation" until the issuance of a Terminal Count signal. If a Terminal Count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the Terminal Count signal is received while a data field is being written then the remainder of the data field is filled with 00 (zeros).

The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (incorrect CRC) in one of the ID Fields, it sets the DE (Data Error) riag of Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

The Write Command operates in much the same manner as the Read Command. The following items are the same, and one should refer to the Read Data Command for details:

Head Unload Time Interval

- Transfer Capacity
- 1D Information when the processor terminates command (see Table 2)
- . EN (End of Cylinder) Flag ND (No Data) Flag
- + Definition of DTL when N = 0 and when $N\neq 0$

In the Write Data mode, data transfers between the processor and FDC, via the Data Bus, must occur every 27 µs in the FM mode, and every 13 µs in the MFM mode. If the time interval between data transfers is longer than this then the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates

the Write Data Command. (Status Register 0 also has bit 7 and 6 set to 0 and 1 respectively.)

This command is the same as the Write Data Command except a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark.

This command is the same as the Read Data Command except that when the FDC detects a Data Address Mark at the beginning of a Data Field (and SK = 0 (low), it will read all the data in the sector and set the CM flag in Status Register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the Data Address Mark and reads the next sector.

This command is similar to READ DATA Command except that this is a continuous READ operation where the entire data field from each of the sectors are read. Immediately after encountering the INDEX HOLE, the FDC starts reading all data fields on the track, as continuous blocks of data. If the FDC finds an error in the ID or DATA CRC check bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR, and sets the ND flag of Status Register 1 to a 1 (high) if there is no comparison. Multi-track or skip operations are not allowed with this command.

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

This command terminates when number of sectors read is equal to EOT. If the FDC does not find an ID Address Mark on the diskette after it encounters the INDEX HOLE for the second time, then it sets the MA (missing address mark) flag in Status Register 1 to a 1 (high), and terminates the command, (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively,)

READ ID

The READ ID Command is used to give the present position of the recording head. The FDC stores the values from the first ID Field it is able to read. If no proper ID Address Mark is found on the diskette, before the INDEX HOLE is encountered for the second time then the MA (Missing Address Mark) flag in Status Register 1 is set to a 1 (high), and if no data is found then the ND (No Data) flag is also set in Status Register 1 to a 1 (high) The command is then terminated with Bits 7 and 6 in Status Register 0 set to 0 and 1 respectively. During this command there is no data transfer between FDC and the CPU except during the result phase

FORMAT A TRACK

The Format Command allows an entire track to be formatted. After the INDEX HOLE is detected, Data is written on the Diskette; Gaps, Address Marks, ID Fields and Data Fields, all per the IBM System 34 (Double Density) or System 3740 (Single Density) Format are recorded. The particular format which will be written is controlled by the values programmed into N (number of bytes/sector), SC (sectors/cylinder), GPL (Gap Length), and D (Data Pattern) which are supplied by the processor during the Command Phase. The Data Field is filled with the Byte of data stored in D. The ID Field for each sector is supplied by the processor that is, four data requests per sector are made by the FDC for C (Cylinder Number), H (Head Number), R (Sector Number) and N (Number of Bytes/Sector). This allows the diskette to be formatted with nonsequential sector numbers, if desired.

The processor must send new values for C, H, R, and N to the uPD765 for each sector on the track. If FDC is set for DMA mode, it will issue 4 DMA requests per sector. If it is set for interrupt mode, it will issue four interrupts per sector and the processor must supply C, H, R and N load for each sector. The contents of the R register is incremented by one after each sector is formatted, thus, the R register contains a value of R when it is read during the Result Phase. This incrementing and formatting continues for the whole track until the FDC encounters the INDEX HOLE for the second time, whereupon it terminates the command

If a FAULT signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of Status Register 0 to a 1 (high), and terminates the command after setting bits 7 and 6 of Status Register 0 to 0 and 1 respectively. Also the loss of a READY signal at the beginning of a command execution phase causes bits 7 and 6 of Status Register 0 to be set to 0 and 1 respectively.

Table 3 shows the relationship between N, SC, and GPL for various sector sizes

5%" MINI FLOPPY

	- 24	B" STA	NDAR	D FLOPPY					INI FLOP	
FORMAT	SECTOR SIZE	N	SC	GPL 1	GPL 2	SECTOR SIZE	N	SC	GPL 1	GPL (
FURMAT		00	1.4	07	18	128 bytes/Sector	00	12	07	09
1.1	128 bytes/Sector	01	OF	OE	2A	128	00	10	10	19
FM Mode	256	02	08	18	3A	256	01	08	18	30
	512	02	04	47	84	512	02	04	46	87
	1024 bytes/Sector	03	02	CB	FF	1024	03	02	C8	FF
	2048 4096	05	01	C8	FF	2048	04	01	C8	FF
		01	1.4	OE	36	256	01	12	AO	0C
	256	02	OF	18	54	256	01	10	20	32
	512	02	08	35	74	512	02	08	2A	50
MFM Mode	1024	04	04	99	FF	1024	03	04	80	FO
	2048	05	02	C8	FF	2048	04	02	C8	FF
	4096 8192	06	01	C8	FF	4096	05	01	C8	FF

Table 3

Note: ① Suggested values of GPL in Read or Write Commands to avoid splice point between data field and ID field of contiguous sections.

② Suggested values of GPL in format command.

(3) In MFM mode FDC can not perform a read/write/format operation with 128 bytes/sector, (N = 00)

(4) All the values are hexidecimal.

SCAN COMMANDS

The SCAN Commands allow data which is being read from the diskette to be compared against data which is being supplied from the main system. The FDC compares the data on a byte-by-byte basis, and looks for a sector of data which meets the conditions of DFDD = DProcessor. DFDD \leq DProcessor. The hexidicemial byte of FF either from memory or from FDD can be used as a mask byte because it always meet the condition of the compare. Ones complement arithmetic is used for comparison (FF = largest number, 00 = smallest number). After a whole sector of data is compared, if the conditions are not met, the sector number is incremental (R + STP \rightarrow R), and the scan operation is continued. The scan operation continues until one of the following conditions occur; the conditions for scan are met (equal, low, or high), the last sector on the track is reached (EOT), or the terminal count signal is received.

If the conditions for scan are met then the FDC sets the SH (Scan Hit) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. If the conditions for scan are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC sets the SN (Scan Not Satisfied) flag of Status Register 2 to a 1 (high), and terminates the Scan Command. The receipt of a TERMINAL COUNT signal from the Processor or DMA Controller during the scan operation will cause the FDC to complete the comparison of the particular byte which is in process, and then to terminate the command. Table 4 shows the status of bits SH and SN under various conditions of SCAN.

COMMAND	STATUS R				
COMMAND	BIT 2 = SN	BIT 3 = SH	COMMENTS		
Scan Equal	0	1	DFDD = Dprocessor		
Scan Equal	1	0	DFDD + DProcessor		
	0	1	DFDD = Dprocessor		
Scan Low or Equal	0	0	DFDD < Dprocessor		
	1	0	DFDD > Dprocessor		
	0	1	DFDD = DProcessor		
Scan High or Equal	0	0	DFDD > Dprocessor		
	1	0	DFDD < Dprocessor		

Table 4

If the FDC encounters a Deleted Data Address Mark on one of the sectors (and SK = 0), then it regarus the sector as the last sector on the cylinder, sets CM (Control Mark) flag of Status Register 2 to a 1 (high) and terminates the command. If SK = 1, the FDC skips the sector with the Deleted Address Mark, and reads the next sector. In the second case (SK = 1), the FDC sets the CM (Control Mark) flag of Status Register 2 to a 1 (high) in order to show that a Deleted Sector had been encountered.

When either the STP (contiguous sectors = 01, or alternate sectors = 02 sectors are read) or the MT (Multi-Track) are programmed, it is necessary to remember that the last sector on the track must be read. For example, if STP = 02, MT = 0, the sectors are numbered sequentially 1 through 26, and we start the Scan Command at sector 21; the following will happen. Sectors 21, 23, and 25 will be read, then the next sector (26) will be skipped and the Index Hole will be encountered before the EOT value of 26 can be read. This will result in an abnormal termination of the command. If the EOT had been set at 25 or the scanning started at sector 20, then the Scan Command would be completed in a normal manner.

During the Scan Command data is supplied by either the processor or DMA Controller for comparison against the data read from the diskette. In order to avoid having the OR (Over Run) flag set in Status Register 1, it is necessary to have the data available in less than 27 μ s (FM Mode) or 13 μ s (MFM Mode). If an Overrun occurs the FDC ends the command with bits 7 and 6 of Status Register 0 set to 0 and 1, respectively.

SEEK

The read/write head within the FDD is moved from cylinder to cylinder under control of the Seek Command, FDC has four independent Present Cylinder Registers for each drive, They are clear only after Recalibrate command, The FDC compares the PCN (Present Cylinder Number) which is the current head

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

FUNCTIONAL DESCRIPTION OF COMMANDS (CONT.)

position with the NCN (New Cylinder Number), and if there is a difference performs the following operation:

The rate at which Step Pulses are issued is controlled by SRT (Stepping Rate Time) in the SPECIFY Command, After each Step Pulse is issued NCN is compared against PCN, and when NCN = PCN, then the SE (Seek End) flag is set in Status Register 0 to a 1 (high), and the command is terminated, At this point FDC interrupt goes high, Bits DB0-DB3 in Main Status Register are set during seek operation and are cleared by Sense Interrupt Status command.

During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON BUSY state, While the FDC is in the NON BUSY state, another Seek Command may be issued, and in this manner parallel seek operations may be done on up to 4 Drives at once. No other command could be issued for as long as FDC is in process of sending Step Pulses to any drive.

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, then the NR (NOT READY) flag is set in Status Register 0 to a 1 (high), and the command is terminated after bits 7 and 6 of Status Register 0 are set to 0 and 1 respectively.

If the time to write 3 bytes of seek command exceeds 150 $\mu s,$ the timing between first two Step Pulses may be shorter than set in the Specify command by as much as 1 ms.

RECALIBRATE

The function of this command is to retract the read/write head within the FDD to the Track 0 position. The FDC clears the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 0 (low) and Step Pulses are issued. When the Track 0 signal goes high, the SE (SEEK END) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is sill low after 77 Step Pulse have been issued, the FDC sets the SE (SEEK END) and EC (EQUIPMENT CHECK) flags of Status Register 0 to both 1s (highs), and terminates the command after bits 7 and 6 of Status Register 0 is set to 0 and 1 respectively.

The ability to do overlap RECALIBRATE Commands to multiple FDDs and the loss of the READY signal, as described in the SEEK Command, also applies to the RECALIBRATE Command.

e. Write Data Command

f. Format a Cylinder Command

g. Write Deleted Data Command

SENSE INTERRUPT STATUS

An Interrupt signal is generated by the FDC for one of the following reasons:

1. Upon entering the Result Phase of:

- a. Read Data Command
- b. Read a Track Command
- c. Read ID Command
- d. Read Deleted Data Command h. Scan Commands
- 2. Ready Line of FDD changes state
 - D changes state
- 3. End of Seek or Recalibrate Command
- 4. During Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. During an execution phase in NON-DMA Mode, DB5 in Main Status Register is high. Upon entering Result Phase this bit gets clear. Reason 1 and 4 does not require Sense Interrupt Status command. The interrupt is cleared by reading/writing data to FDC. Interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status Command. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the interrupt.

SEEK END	INTERRU	PT CODE	CAUSE			
BIT 5	BIT 6	BIT 7	CAUSE			
0	1	1	Ready Line changed state, either polarity			
1	0	0	Normal Termination of Seek or Recalibrate Command			
1	1	0	Abnormal Termination of Seek or Recalibrate Command			

Table 5

Neither the Seek or Recalibrate Command have a Result Phase. Therefore, it is mandatory to use the Sense Interrupt Status Commend after these commands to effectively terminate them and to provide verification of where the head is positioned (PCN).

Issuing Sense Interrupt Status Command without interrupt pending is treated as an invalid command.

SPECIFY

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 16 to 240 ms in increments of 16 ms (01 = 16 ms, 02 = 32 ms ..., 0F = 240 ms). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time interval between when the Head Load signal goes high and when the Read/Write operation starts. This timer is programmable from 2 to 254 ms in increments of 2 ms (01 = 2 ms, 02 = 4 ms, 03 = 6 ms ..., 7F = 254 ms).

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock, if the clock was reduced to 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2.

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1) the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

SENSE DRIVE STATUS

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information stored internally in FDC registers.

INVALID

If an invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command after bits 7 and 6 of Status Register 0 are set to 1 and 0 respectively. No interrupt is generated by the μ PD765 during this condition. Bit 6 and bit 7 (DIO and RQM) in the Main Status Register are both high ("1") indicating to the processor that the μ PD765 is in the Result Phase and the contents of Status Register 0 (STO) must be read. When the processor reads Status Register 0 it will find a 80 hex indicating an invalid command was received.

A Sense Interrupt Status Command must be sent after a Seek or Recalibrate Interrupt, otherwise the FDC will consider the next command to be an Invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.

STATUS REGISTER IDENTIFICATION

NO.	NAME	SYMBO	DESCRIPTION		
	- the state				
0			STATUS REGISTER 0		
D7 D6	Interrupt Code	IC	D ₇ = 0 and D ₆ = 0 Normal Termination of Command, (NT). Com- mand was completed and properly executed.		
06			D7 = 0 and D6 = 1 Abnormal Termination of Command, (AT). Execution of Command was started, but was not successfully completed.		
			D7 = 1 and D6 = 0 Invalid Command issue, (IC). Command which was issued was never started.		
			D7 = 1 and D6 = 1 Abnormal Termination because during command execution the ready signal from FDD changed state.		
D5	Seek End	SE	When the FDC completes the SEEK Command, this flag is set to 1 (high).		
D4	Equipment Check	EC	If a fault Signal is received from the FDD, or if the Track 0 Signal fails to occur after 77 Step Pulses (Recalibrate Command) then this flag is set.		
D ₃	Not Ready	NR	When the FDD is in the not-ready state and a read or write command is issued, this flag is set. If a read or write command is issued to Side 1 of a single sided drive, then this flag is set.		
D ₂	Head Address	HD	This flag is used to indicate the state of the head at Interrupt.		
D1	Unit Select 1	US 1	These flags are used to indicate a Drive Unit.		
Do	Unit Select 0	US 0	Number at Interrupt.		
		ST	ATUS REGISTER 1		
D ₇	End of Cylinder	EN	When the FDC tries to access a Sector beyond the final Sector of a Cylinder, this flag is set.		
D6			Not used. This bit is always 0 (low).		
D5	Data Error	DE	When the FDC detects a CRC error in either the ID field or the data field, this flag is set.		
D ₄	Over Run	OR	If the FDC is not serviced by the main-systems during data transfers, within a certain time interval, this flag is set.		
D3			Not used. This bit always 0 (low).		
D ₂	No Data	ata ND	During execution of READ DATA, WRITE DELETED DATA or SCAN Command, if the FDC cannot find the Sector specified in the IDR Register, this flag is set.		
			During executing the READ ID Command, if the FDC cannot read the ID field without an error, then this flag is set.		
			During the execution of the READ A Cylinder Command, if the starting sector cannot be found, then this flag is set.		


	BIT		DESCRIPTION		
NO.	NAME	SYMBOL	DESCRIPTION		
		STATU	S REGISTER 1 (CONT.)		
D1	Not Writable	NW	During execution of WRITE DATA, WRITE DELETED DATA or Format A Cylinder Com- mand, if the FDC detects a write protect signal from the FDD, then this flag is set.		
Do	Missing Address Mark	MA	If the FDC cannot detect the ID Address Mark after encountering the index hole twice, then this flag is set.		
			If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set. Also at the same time, the MD (Missing Address Mark in Data Field) of Status Register 2 is set.		
		T	ATUS REGISTER 2		
-		31	Not used. This bit is always 0 (low).		
D7 D6	Control Mark	CM	During executing the READ DATA or SCAN Command, if the FDC encounters a Sector which contains a Deleted Data Address Mark, this flag is set.		
D5	Data Error in Data Field	DD	If the FDC detects a CRC error in the data field then this flag is set.		
D4	Wrong Cylinder	WC	This bit is related with the ND bit, and when the contents of C on the medium is different from that stored in the IDR, this flag is set.		
D3	Scan Equal Hit	SH	During execution, the SCAN Command, if the condition of "equal" is satisfied, this flag is set.		
D2	Scan Not Satisfied	SN	During executing the SCAN Command, if the FDC cannot find a Sector on the cylinder which meets the condition, then this flag is set.		
D1	Bad Cylinder	BC	This bit is related with the ND bit, and when the content of C on the medium is different from that stored in the IDR and the content of C is FF, then this flag is set.		
Do	Missing Address Mark in Data Field	MD	When data is read from the medium, if the FDC cannot find a Data Address Mark or Deleted Data Address Mark, then this flag is set.		
		ST	ATUS REGISTER 3		
D7	Fault	FT	This bit is used to indicate the status of the Fault signal from the FDD.		
D6	Write Protected	WP	This bit is used to indicate the status of the Write Protected signal from the FDD.		
D5	Ready	RY	This bit is used to indicate the status of the Ready signal from the FDD.		
D4	Track 0	то	This bit is used to indicate the status of the Track 0 signal from the FDD.		
D3	Two Side	TS	This bit is used to indicate the status of the Two Side signal from the FDD.		
D ₂	Head Address		This bit is used to indicate the status of Side Select signal to the FDD.		
D1	Unit Select 1	US 1	This bit is used to indicate the status of the Unit Select 1 signal to the FDD.		
Do	Unit Select 0	US 0	This bit is used to indicate the status of the Unit Select 0 signal to the FDD.		

STATUS REGISTER IDENTIFICATION (CONT.)

It is suggested that you utilize the following applications notes:


- (1) #8 for an example of an actual interface, as well as a "theoretical" data separator.
- O #10 for a well documented example of a working phase lock loop.

PACKAGE OUTLINE µPD765AD



Ceramic						
ITEM	MILLIMETERS	INCHES				
A	51.5 MAX	2.03 MAX				
В	1.62 MAX	0.06 MAX				
С	2.54 ± 0.1	0.1 ± 0.004				
D	0.5 : 0,1	0.02 ± 0.004				
E	48.26 ± 0.1	1.9 : 0.004				
F	1.02 MIN	0.04 MIN				
G	3.2 MIN	0.13 MIN				
н	1.0 MIN	0.04 MIN				
1	3.5 MAX	0.14 MAX				
J	4.5 MAX	0.18 MAX				
К	15.24 TYP	0.6 TYP				
L	14.93 TYP	0.59 TYP				
M	0.25 ± 0.05	0.01 : 0.0019				

PACKAGE OUTLINE µPD765AC



Plastic

ITEM	MILLIMETERS	INCHES		
А	51.5 MAX	2.028 MAX		
В	1.62	0.064		
С	2.54 . 0.1	0.10 ± 0.004		
D	0.5 ± 0.1	0.019 ± 0.004		
E	48.26	1.9		
F	1.2 MIN	0.047 MIN		
G 2.54 MIN		0.10 MIN		
н	0.5 MIN	0.019 MIN		
1	5.22 MAX	0.206 MAX		
J	5.72 MAX	0.225 MAX		
К 15.24		0.600		
L 13.2		0.520		
м	0.25 + 0.1 0.05	0.010 + 0.004		

PRELIMINARY GRAPHICS DISPLAY CONTROLLER

Description

The µPD7220 Graphics Display Controller (GDC) is an intelligent microprocessor peripheral designed to be the heart of a high-performance raster-scan computer graphics and character display system. Positioned between the video display memory and the microprocessor bus, the GDC performs the tasks needed to generate the raster display and manage the display memory. Processor software overhead is minimized by the GDC's sophisticated instruction set, graphics figure drawing, and DMA transfer capabilities. The display memory supported by the GDC can be configured in any number of formats and sizes up to 256K 16-bit words. The display can be zoomed and panned. while partitioned screen areas can be independently scrolled. With its light pen input and multiple controller capability, the GDC is ideal for advanced computer graphics applications

Features

- Microprocessor Interface
- DMA transfers with 8257- or 8237-type controllers FIFO Command Buffering
- Display Memory Interface
- Up to 256K words of 16 bits Read-Modify-Write (RMW) Display Memory cycles in under 800ns
- Dynamic RAM reresh cycles for nonaccessed memory
- Light Pen Input
- External video synchronization mode
- Graphics Mode
 - Four megabit, bit-mapped display memory
- Character Mode
- 8K character code and attributes display memory Mixed Graphics and Characters Mode 64K if all characters
 - 1 megapixel if all graphics
- Graphics Capabilities
- Figure drawing of lines, arc/circles, rectangles, and graphics character in 800ns per pixel Display 1024-by-1024 pixels with 4 planes of color or gravscale.
- Two independently scrollable areas
- Character Capabilities: Auto cursor advance Four independently scrollable areas Programmable cursor height Characters per row: up to 256 Character rows per screen: up to 100
- Video Display Format Zoom magnification factors of 1 to 16 Panning Command-settable video raster parameters
- □ Technology Single +5 volt, NMOS, 40-pin DIP
- DMA Capability: Bytes or word transfers
- 4 clock periods per byte transferred


Reprinted through courtesy of NEC Electronics, U.S.A., Inc.

System Considerations

The GDC is designed to work with a general purpose microprocessor to implement a high-performance computer graphics system. Through the division of labor established by the GDC's design, each of the system components is used to the maximum extent through sixlevel hierarchy of simultaneous tasks. At the lowest level, the GDC generates the basic video raster timing, including sync and blanking signals. Partitioned areas on the screen and zooming are also accomplished at this level. At the next level, video display memory is modified during the figure drawing operations and data moves. Third, display memory addresses are calculated pixel by pixel as drawing progresses. Outside the GDC at the next level, preliminary calculations are done to prepare drawing parameters. At the fifth level, the picture must be represented as a list of graphics figures drawable by the GDC. Finally, this representation must be manipulated, stored, and communicated. By handling the first three levels, the GDC takes care of the high-speed and repetitive tasks required to implement a graphics system.

GDC Components

The GDC block diagram illustrates how these tasks are accomplished



Microprocessor Bus Interface

Control of the GDC by the system microprocessor is achieved through an 8-bit bidirectional interface. The status register is readable at any time. Access to the FIFO buffer is coordinated through flags in the status register and operates independently of the various internal GDC operations, due to the separate data bus connecting the interface and the FIFO buffer.

Command Processor

The contents of the FIFO are interpreted by the command processor. The command bytes are decoded, and the succeeding parameters are distributed to their proper destina-

NOTE: These manufacturer's specifications are provided for reference. The APC may not use some of the functions described here.

tions within the GDC. The command processor yields to the bus interface when both access the FIFO simultaneously.

DMA Control

The DMA control circuitry in the GDC coordinates transfers over the microprocessor interface when using an external DMA controller. The DMA Request and Acknowledge handshake lines directly interface with a μ PD8257 or μ PD8237 DMA controller, so that display data can be moved between the microprocessor memory and the display memory.

Parameter RAM

The 16-byte RAM stores parameters that are used repetitively during the display and drawing processes. In character mode, this RAM holds four sets of partitioned display area parameters, in graphics mode, the drawing pattern and graphics character take the place of two of the sets of parameters.

Video Sync Generator

Based on the clock input, the sync logic generates the raster timing signals for almost any interlaced, non-interlaced, or "repeat field" interlaced video format. The generator is programmed during the idle period following a reset. In video sync slave mode, it coordinates timing between multiple GDCs.

Memory Timing Generator

The memory timing circuitry provides two memory cycle types: a two-clock period refresh cycle and the readmodify-write (RMW) cycle which takes four clock periods. The memory control signals needed to drive the display memory devices are easily generated from the GDC's ALE and DBIN outputs.

Zoom & Pan Controller

Based on the programmable zoom display factor and the display area entries in the parameter RAM, the zoom and pan controller determines when to advance to the next memory address for display refresh and when to go on to the next display area. A horizontal zoom is produced by slowing down the display refresh rate while maintaining the video sync rates. Vertical zoom is accomplished by repeatedly accessing each line a number of times equal to the horizontal repeat. Once the line count for a display area is exhausted, the controller accesses the starting address and line count of the next display area from the parameter RAM. The system microprocessor, by modifying a display area starting address, can pan in any direction, independent of the other display areas.

Drawing Processor

The drawing processor contains the logic necessary to calculate the addresses and positions of the pixels of the various graphics figures. Given a starting point and the appropriate drawing parameters, the drawing processor needs no further assistance to complete the figure drawing.

Display Memory Controller

The display memory controller's tasks are numerous. Its primary purpose is to multiplex the address and data information in and out of the display memory. It also contains the 16-bit logic unit used to modify the display memory contents during RMW cycles, the character mode line counter, and the refresh counter for dynamic RAMs. The memory controller apportions the video field time between the various types of cycles.

Light Pen Deglitcher

Only if two rising edges on the light pen input occur at the same point during successive video fields are the pulses accepted as a valid light pen detection. A status bit indicates to the system microprocessor that the light pen register contains a valid address.

Programmer's View of GDC

The GDC occupies two addresses on the system microprocessor bus through which the GDC's status register and FIFO are accessed. Commands and parameters are written into the GDC's FIFO and are differentiated based on address bit A0. The status register or the FIFO can be read as selected by the address line.

A0	READ	WRITE	
	STATUS REGISTER	PARAMETER INTO FIFO	
0		Luui	
	FIFO READ	COMMAND INTO FIFO	
3	111111		

GDC Microprocessor Bus Interface Registers

Commands to the GDC take the form of a command byte followed by a series of parameter bytes as needed for specifying the details of the command. The command processor decodes the commands, unpacts the parameters, loads them into the appropriate registers within the GDC, and initiates the required operations.

The commands available in the GDC can be organized into five categories as described in the following section

GDC Command Summary

Video Control Commands

Di

D


eo Control Co	mmanos
1. RESET:	Resets the GDC to its idle state.
	Specifies the video display format.
3. VSYNC:	Selects master or slave video syn- chronization mode.
4. CCHAR:	Specifies the cursor and character row heights.
play Control C	Commands
1. START:	Ends Idle mode and unblanks the display.
2. BCTRL:	Controls the blanking and unblanking of the display.
3. ZOOM:	Specifies zoom factors for the displa and graphics characters writing.
4. CURS:	Sets the position of the cursor in display memory.
5. PRAM:	Defines starting addresses and length of the display areas and specifies the eight bytes for the graphics character.
6. PITCH:	Specifies the width of the X dimen- sion of display memory.
wing Control	Commands
1. WDAT:	Writes data words or bytes into display memory.
2. MASK:	Sets the mask register contents.
3. FIGS:	Specifies the parameters for the drawin processor.
4. FIGD:	Draws the figure as specified above.
5. GCHRD:	Draws the graphics character into dis- play memory.
	1. RESET: 2. SYNC: 3. VSYNC: 4. CCHAR: play Control C 1. START: 2. BCTRL: 3. ZOOM: 4. CURS: 5. PRAM: 6. PITCH: 1. WDAT: 2. MASK: 3. FIGS: 4. FIGD:

Data Read Commands

1	1. RDAT:	Reads data words or bytes from displa
		memory.
	2 CURD:	Reads the cursor position.

3. LPRD: Reads the light pen address.

DMA Control Commands



Status Register (SR)

Status Register Flags

SR-7: Light Pen Detect

When this bit is set to 1, the light pen address (LAD) register contains a deglitched value that the system microprocessor may read. This flag is reset after the 3-byte LAD is moved into the FIFO in response to the light pen read command.

SR-6: Horizontal Blanking Active

A 1 value for this flag signifies that horizontal retrace blanking is currently underway.

SR-5: Vertical Sync

Vertical retrace sync occurs while this flag is a 1. The vertical sync flag coordinates display format modifying commands to the blanked interval surrounding vertical sync. This eliminates display disturbances.

SR-4: DMA Execute

This bit is a 1 during DMA data transfers.

SR-3: Drawing in Progress

While the GDC is drawing a graphics figure, this status bit is a 1.

SR-2: FIFO Empty

This bit and the FIFO Full flag coordinate system microprocessor accesses with the GDC FIFO. When it is 1, the Empty flag ensures that all the commands and parameters previously sent to the GDC have been processed.

SR-1: FIFO Full

A 1 at this flag indicates a full FIFO in the GDC. A 0 ensures that there is room for at least one byte. This flag needs to be checked before each write into the GDC.

SR-0: Data Ready

When this flag is a 1, it indicates that a byte is available to be read by the system microprocessor. This bit must be tested before each read operation. It drops to a 0 while the data is transferred from the FIFO into the microprocessor interface data register.

FIFO Operation & Command Protocol

The first-in, first-out buffer (FIFO) in the GDC handles the command dialogue with the system microprocessor. This flow of information uses a half-duplex technique, in which the single 16-location FIFO is used for both directions of data movement, one direction at a time. The FIFO's direction is controlled by the system microprocessor through the GDC's command set. The microprocessor coordinates these transfers by checking the appropriate status register bits.

The command protocol used by the GDC requires the differentiation of the first byte of a command sequence from the succeeding bytes. This first byte contains the operation code and the remaining bytes carry parameters. Writing into the GDC causes the FIFO to store a flag value alongside the data byte to signify whether the byte was written into the command or the parameter address. The command processor in the GDC tests this bit as it interprets the entries in the FIFO.

The receipt of a command byte by the command processor marks the end of any previous operation. The number of parameter bytes supplied with a command is cut short by the receipt of the next command byte. A read operation from the GDC to the microprocessor can be terminated at any time by the next command.

The FIFO changes direction under the control of the system microprocessor. Commands written into the GDC always put the FIFO into write mode if it wasn't in it already. If it was in read mode, any read data in the FIFO at the time of the turnaround is lost. Commands which require a GDC response, such as RDAT, CURD and LPRD, put the FIFO into read mode after the command is interpreted by the GDC's command processor. Any commands and parameters behind the read-evoking command are discarded when the FIFO direction is reversed.

Read-Modify-Write Cycle

Data transfers between the GDC and the display memory are accomplished using a read-modify-write (RMW) memory cycle. The four clock period timing of the RMW cycle is used to: 1) output the address, 2) read data from the memory, 3) modify the data, and 4) write the modified data back into the initially selected memory address. This type of memory cycle is used for all interactions with display memory including DMA transfers, except for the two clock period display and RAM refresh cycles.

The operations performed during the modify portion of the RMW cycle merit additional explanation. The circuitry in the GDC uses three main elements: the Pattern register, the Mask register, and the 16-bit Logic Unit. The Pattern register holds the data pattern to be moved into memory. It is loaded by the WDAT command or, during drawing, from the parameter RAM. The Mask register contents determine which bits of the read data will be modified. Based on the contents of these registers, the Logic Unit performs the selected operations of REPLACE, COMPLEMENT, SET, or CLEAR on the data read from display memory.

The Pattern register contents are ANDed with the Mask register contents to enable the actual modification of the memory read data, on a bit-by-bit basis. For graphics drawing, one bit at a time from the Pattern register is combined with the Mask. When ANDed with the bit set to a 1 in the Mask register, the proper single pixel is modified by the Logic Unit. For the next pixel in the figure, the next bit in the Pattern register bit is selected and the Mask register bit is moved to identify the pixel's location within the word. The Execution word address pointer register, EAD, is also adjusted as required to address the word containing the next pixel.

In character mode, all of the bits in the Pattern register are used in parallel to form the respective bits of the modify data word. Since the bits of the character code word are used in parallel, unlike the one-bit-at-a-time graphics drawing process, this facility allows any or all of the bits in a memory word to be modified in one RMW memory cycle. The Mask register must be loaded with 1s in the positions where modification is to be permitted.



The Mask register can be loaded in either of two ways. In graphics mode, the CURS command contains a four-bit dAD field to specify the dot address. The command processor converts this parameter into the one-of-16 format used in the Mask register for figure drawing. A full 16 bits can be loaded into the Mask register using the MASK command. In addition to the character mode use mentioned above, the 16-bit MASK load is convenient in graphics mode when all of the pixels of a word are to be set to the same value.


The Logic Unit combines the data read from display memory, the Pattern Register, and the Mask register to generate the data to be written back into display memory. Any one of four operations can be selected: REPLACE, COMPLE-MENT, CLEAR or SET. In each case, if the respective Mask bit is 0, that particular bit of the read data is returned to memory unmodified. If the Mask bit is 1, the modification is enabled. With the REPLACE operation, the modify data simply takes the place of the read data for modification enabled bits. For the other three operations, a 0 in the modify data allows the read data bit to be returned to memory. A 1 value causes the specified operation to be performed in the bit positions with set Mask bits

Figure Drawing

The GDC draws graphics figures at the rate of one pixel per read-modify-write (RMW) display memory cycle. These cycles take four clock periods to complete. At a clock frequency of 5MHz, this is equal to 800ns. During the RMW cycle the GDC simultaneously calculates the address and position of the next pixel to be drawn.

The graphics figure drawing process depends on the display memory addressing structure. Groups of 16 horizontally adjacent pixels form the 16-bit words which are handled by the GDC. Display memory is organized as a linearly addressed space of these words. Addressing of individual pixels is handled by the GDC's internal RMW logic.

During the drawing process, the GDC finds the next pixel of the figure which is one of the eight nearest neighbors of the last pixel drawn. The GDC assigns each of these eight directions a number from 0 to 7, starting with straight down and proceeding counterclockwise.



Drawing Directions

Figure drawing requires the proper manipulation of the address and the pixel bit position according to the drawing direction to determine the next pixel of the figure. To move to the word above or below the current one, it is necessary to subtract or add the number of words per line in display memory. This parameter is called the pitch. To move to the word to either side, the Execute word address cursor, EAD, must be incremented or decremented as the dot address pointer bit reaches the LSB or the MSB of the Mask register. To move to a pixel within the same word, it is necessary to rotate the dot address pointer register to the right or left.

The table below summarizes these operations for each direction.

Whole word drawing is useful for filling areas in memory with a single value. By setting the Mask register to all 1s with the MASK command, both the LSB and MSB of the

DIR.	OPERATIONS TO ADDRESS THE NEXT PIXEL					
00	EAD - P - EAD					
01	EAD - P → EAD dAD (MSB) 1 EAD - 1 → EAD	SAD - LR				
010	dAD (MSB) 1 EAD · 1 → EAD	$dAD \rightarrow LH$				
	EAD P → EAD GAD (MSB) 1 EAD 1 → EAD	aAD → LR				
00	EAD P - EAD					
01	EAD P → EAD dAD (LSB: 1 EAD 1 → EAD	aAD → RR				
10	dAD (LSB) 1 EAD 1 → EAD	dAD → RR				
	EAD - P → EAD (dAD)(LS8) - 1 EAD - 1 → EAD	dAD -+ RR				

dAD will always be 1, so that the EAD value will be incremented or decremented for each cycle regardless of direction. One RMW cycle will be able to effect all 16 bits of the word for any drawing type. One bit in the Pattern register is used per RMW cycle to write all the bits of the word to the same value. The next Pattern bit is used for the word, etc.

For the various figures, the effect of the initial direction upon the resulting drawing is shown below

OR:	LINE	ARC	CHARACTER	SLANTCHAR	RECTANGLE	1140
000	Þ.	I, 1	ture	in and	F 1 1 -	N
0.01	1	· .		.un	0	M
010				Ì	[]	E
011	12	í.	S.	1990	12	1
100	V	. 1	1111.	William .	11	N
1.0 1	Min		all.	2007	2	111
110	N.S.	1.	INC	50	[]	NY.
***	1	1	in.	33	\Diamond	1

Note that during line drawing, the angle of the line may be anywhere within the shaded octant defined by the DIR value. Arc drawing starts in the direction initially specified by the DIR value and veers into an arc as drawing proceeds. An arc may be up to 45 degrees in length. DMA transfers are done on word boundaries only, and follow the arrows indicated in the table to find successive word addresses. The slanted paths for DMA transfers indicate the GDC changing both the X and Y components of the word address when moving to the next word. It does not follow a 45 degree diagonal path by pixels.

Drawing Parameters

In preparation for graphics figure drawing, the GDC's Drawing Processor needs the figure type, direction and drawing parameters, the starting pixel address, and the pattern from the microprocessor. Once these are in place within the GDC, the Figure Draw command, FIGD, initiates the drawing operation. From that point on, the system microprocessor is not involved in the drawing process. The GDC Drawing Processor coordinates the RIMW circuitry and address registers to draw the specified figure pixel by pixel.

The algorithms used by the processor for figure drawing are designed to optimize its drawing speed. To this end, the specific details about the figure to be drawn are reduced by the microprocessor to a form conducive to high-speed address calculations within the GDC. In this way the repetitive, pixel-by-pixel calculations can be done quickly, thereby minimizing the overall figure drawing time. The table below summarizes the parameters.

DRAWING TYPE	DC	D	D2	D1	DM
Initial Value*	0		8	-1	-1
Line	(44)	2(AD) - (AI)	2(AD - AJ)	2 AD	-
Arc**	r sin Of	r-1	2(1-1)	-1	rain 84
Rectangle	3	A-1	B-1	-1	A-1
Area Fill	B-1	A	A		
Graphic Character***	B-1	A	A	-	
Read & Write Data	W-1		-	-	-
DMAW	D-1	C-1	-	-	-
DMAR	D-1	C-1	(C-1)/2+	-	_

 Initial values for the various parameters are loaded during the handling of the FIGS op code byte.

- ** Circles are drawn with 8 arcs, each of which span 45*, so that ain 0 $\,=\,1/\sqrt{2}$ and ain 8 $\,+\,$ 0.
- *** Graphic characters are a special case of bit-map area filling in which B and A \leqslant 8. If A = 8 there is no need to load D and D2.
- Where: -1 = sil ONES value

All numbers are shown in base 10 for convenience. The GDC accepts base 2 numbers (2s complement notation where appropriate).

- - No parameter bytes sent to GDC for this parameter.
- ΔI = The larger at Δx or δy.
- ΔD The smaller at Δx or Δy.
- r Radius at curvature, in pixels.
- $\dot{\ast}~=~$ Angle from major axis to end at the arc. $\dot{\ast} \in 45^\circ$
- $\theta~=~$ Angle from major axis to start at the arc. $\theta \leqslant 45^\circ$
- f Round up to the next higher integer.
- + Round down to the next lower integer.
- A = Number of pixels in the initially specified direction
- 8 Number of pixels in the direction at right angles to the initially specified direc-
- W Number of words to be accessed
- C = Number of bytes to be transferred in the initially specified direction. (Two bytes per word if word transfer mode is selected).
- D Number of words to be accessed in the direction at right angles to the initially specified direction. DC - Drawing count parameter which is one less than the number of RMW cycles to
- De executed.
 DM Dots masked from drawing during arc drawing.
- + Needed only for word reads.

Graphics Character Drawing

Graphics characters can be drawn into display memory pixel-by-pixel. The up to 8-by-8 character is loaded into the GDC's parameter RAM by the system microprocessor. Consequently, there are no limitations on the character set used. By varying the drawing parameters and drawing direction, numerous drawing options are available. In area fill applications, a character can be written into display memory as many times as desired without reloading the parameter RAM.

Once the parameter RAM has been loaded with up to eight graphics character bytes by the appropriate PRAM command, the GCHRD command can be used to draw the bytes into display memory starting at the cursor. The zoom magnification factor for writing, set by the zoom command, controls the size of the character written into the display memory in integer multiples of 1 through 16. The bit values in the PRAM are repeated horizontally and vertically the number of times specified by the zoom factor.

The movement of these PRAM bytes to the display memory is controlled by the parameters of the FIGS command. Based on the specified height and width of the area to be drawn, the parameter RAM is scanned to fill the required area.

For an 8-by-8 graphics character, the first pixel drawn uses the LSB of RA-15, the second pixel uses bit 1 of RA-15, and so on, until the MSB of RA-15 is reached.

The GDC jumps to the corresponding bit in RA-14 to continue the drawing. The progression then advances toward the LSB of RA-14. This snaking sequence is continued for the other 6 PRAM bytes. This progression matches the sequence of display memory addresses calculated by the drawing processor as shown above. If the area is narrower than 8 pixels wide, the snaking will advance to the next PRAM byte before the MSB is reached. If the area is less than 8 lines high, fewer bytes in the parameter RAM will be scanned. If the area is larger than 8 by 8, the GDC will repeat the contents of the parameter RAM in two dimensions, as required to fill the area with the 8-by-8 mozaic. (Fractions of the 8-by-8 pattern will be used to fill areas which are not multiples of 8 by 8.)

Parameter RAM Contents: RAM Address RA 0 to 15


The parameters stored in the parameter RAM, PRAM, are available for the GDC to refer to repeatedly during figure drawing and raster-scanning. In each mode of operation the values in the PRAM are interpreted by the GDC in a predetermined fashion. The host microprocessor must load the appropriate parameters into the proper PRAM locations. PRAM loading command allows the host to write into any location of the PRAM and transfer as many bytes as desired. In this way any stored parameter byte or bytes may be changed without influencing the other bytes.

The PRAM stores two types of information. For specifying the details of the display area partitions, blocks of four bytes are used. The four parameters stored in each block include the starting address in display memory of each display area, and its length. In addition, there are two mode bits for each area which specify whether the area is a bit-mapped graphics area or a coded character area, and whether a 16-bit or a 32-bit wide display cycle is to be used for that area.

The other use for the PRAM contents is to supply the pattern for figure drawing when in a bit-mapped graphics area or mode. In these situations, PRAM bytes 8 through 16 are reserved for this patterning information. For line, arc, and rectangle drawing (linear figures) locations 8 and 9 are loaded into the Pattern Register to allow the GDC to draw dotted, dashed, etc. lines. For area filling and graphics bit-mapped character drawing locations 8 through 15 are referenced for the pattern or character to be drawn.

Details of the bit assignments are shown on the following pages for the various modes of operation.

Character Mode



SADI_

0 0

LEN2_

LENZ,

-

.

7 802

		-		-	-	-	_	1	1
	PTN _H	. 3	or		GCH	R7		2	
				-	GCH	R 6	111		
		*		*	GCH	RS			
		-	-	-	GCH	-	-		
		•		-	GCH	- 11	-		-
		-	-	***	GCH	+	-		
		-			GCH		-	1	
- 1	*	1	-	-		-	-	1	
mand	By	tes	Su	m	nai	Ŋ			
	0	0	0	0	0	0	0	0	
	0	0	0	0	1	1	1	DE	
	_	-	1	-	1		,	-	
	0	4	*	0		-			
é	6	4	0	0	1	0		1	
r:	0				1	0	1	,	
	-	_	-	-	_	-	_		
4	0	0	0	0	1	1	0	DE	
6	0	۲.	0	0	8	ł,	1	0	
	0		0	0		0	0	1	p
	-	-	-	-	-	-			
	0	1	•	.1		5	A	-	
È	0	¥.		0	0	4	*	- 4	
	0	0		-	PL	0		*00	1
r:	Ľ		_	_			-	-	1
i.	0	1	0	0	×.	.0	.1	.0.	
	0		0	0	i.	Ť.	0	0]
	0	1	Ŧ	0	1	1		0	1
	Ľ	N.	-		-	-			1
RD:	0	1	1	0	'	9	0	0	
r:	[1	T	PE	0		dOB]
					1.				7
D:	Ľ	. '			0	•			
D:	,			0	0	0		5 . 6	
R	[0		1	YPE	1	T	MOD	1
									100

RA-8

9

31

12

13 14 15

Com

RESET

SYNC

VSYNC

CCHAP

STAR

BCTRL

CURS

PRAM

PITCH

WDAT

MASK

FIGS

FIGD

GCH

RDAT

CUR

LPR

DMA

DMA

84.10

PTN.


or

GCHR

Pattern of 16 bits used for figure drawing to pattern dotted, dashed, etc. lines.

Sraphica character bytes o be moved into display memory with graphics character drawing.


Video Control Commands Reset



nk the display, enter mode, and initialize hin the GDC: -FIFO · Ce Internal Counters

This command can be executed at any time and does not modify any of the parameters already loaded into the GDC

If followed by parameter bytes, this command also sets the sync generator parameters as described below. Idle mode is exited with the START command.





In graphics mode, a word is a group of 16 pixels. In character mode, a word is one character code and its attributes, if any

The number of active words per line must be an even number from 2 to 256

An all-zero parameter value selects a count equal to 2" where n = number of bits in the parameter field for vertical parameters.

All horizontal widths are counted in display words. All vertical intervals are counted in lines.

SYNC Generator Period Constraints

- Horizontal Back Porch Constraints
- In general: 1.
- HBP ≥ 3 Display Word Cycles (6 clock cycles). If the IMAGE or WD modes change within one 2
 - video field: HBP ≥ 5 Display Word Cycles (10 clock cycles).


Horizontal Front Porch Constraints

- If the display ZOOM function is used at other than 1. 1X:
- HFP ≥ 2 Display Word Cycles (4 clock cycles). If the GDC is used in the video sync Slave mode: 2
- HFP ≥ 4 Display Word Cycles (8 clock cycles). 3. If the Light Pen is used:
- HFP ≥ 6 Display Word Cycles (12 clock cycles).

Horizontal SYNC Constraints

- 1. If Interlaced display mode is used:
 - HS ≥ 3 Display Word Cycles (6 clock cycles).

Modes of Operation Bits



Invalid

1 0 Interlaced Repeat Field for Character Displays

1 1 Interlaced

Repeat Field Framing:	2 Field Sequence with ½ line off- set between otherwise identical fields.
Interlaced Framing:	2 Field Sequence with ½ line off- set. Each field displays alternate lines.
Noninterlaced Framing:	1 field brings all of the information to the screen.

Total scanned lines in interlace mode is odd. The sum of VFP + VS + VBP + AL should equal one less than the desired odd number of lines.

D	Dynamic RAM Refresh Cycles Enable
0	No Refresh - STATIC RAM
1	Refresh — Dynamic RAM

Dynamic RAM refresh is important when high display zoom factors or DMA are used in such a way that not all of the rows in the RAMs are regularly accessed during display raster generation and for otherwise inactive display memory


F	Drawing Time Window
0	Drawing during active display time and retrace blanking
1	Drawing only during retrace blanking

Access to display memory can be limited to retrace blanking intervals only, so that no disruptions of the image are seen on the screen.

SYNC Format Specify 0

SYNC:





This command also loads parameters into the sync generator. The various parameter fields and bits are identical to those at the RESET command. The GDC is not reset nor does it enter idle mode.

Vertical Sync Mode




When using two or more GDCs to contribute to one image, one GDC is defined as the master sync generator, and the others operate as its slaves. The VSYNC pins of all GDCs are connected together.

Slave Mode Operation

A few considerations should be observed when synchronizing two or more GDCs to generate overlayed video via the VSYNC INPUT/OUTPUT pin. As mentioned above, the Horizontal Front Porch (HFP) must be 4 or more display cycles wide. This is equivalent to eight or more clock cycles. This gives the slave GDCs time to initialize their internal video sync generators to the proper point in the video field to match the incoming vertical sync pulse (VSYNC). This resetting of the generator occurs just after the end of the incoming VSYNC pulse, during the HFP interval. Enough time during HFP is required to allow the slave GDC to complete the operation before the start of the HSYNC interval.

Once the GDCs are initialized and set up as Master and Slaves, they must be given time to synchronize. It is a good idea to watch the VSYNC status bit of the Master GDC and wait until after one or more VSYNC pulses have been generated before the display process is started. The START command will begin the active display of data and will end the video synchronization process, so be sure there has been at least one VSYNC pulse generated for the Slaves to synchronize to.

Cursor & Character Characteristics




In graphics mode, LR should be set to 0. The blink rate parameter controls both the cursor and attribute blink rates. The cursor blink-on time = blink-off time = 2 x BR (video frames). The attribute blink rate is always 1/2 the cursor rate but with a 3/4 on-1/4 off duty cycle.

Display Control Commands


Start Display & End Idle Mode

START 0 1 1 0 1 0 1 1

Display Blanking Control




Zoom Factors Specify




Zoom magnification factors of 1 through 16 are available using codes 0 through 15, respectively.

Cursor Position Specify




In character mode, the third parameter byte is not needed. The cursor is displayed for the word time in which the display scan address (DAD) equals the cursor address. In graphics mode, the cursor word address specifies the word containing the starting pixel of the drawing; the dot address value specifies the pixel within that word.

Parameter RAM Load



From the starting address, SA, any number of bytes may be loaded into the parameter RAM at incrementing addresses, up to location 15. The sequence of parameter bytes is terminated by the next command byte entered into the FIFO. The parameter RAM stores 16 bytes of information in predefined locations which differ for graphics and character modes. See the parameter RAM discussion for bit assignments.

Pitch Specification




This value is used during drawing by the drawing processor to find the word directly above or below the current word, and during display to find the start of the next line.

The Pitch parameter (width of display memory) is set by two different commands. In addition to the PITCH command, the RESET (or SYNC) command also sets the pitch value. The "active words per line" parameter, which specifies the width of the raster-scan display, also sets the Pitch of the display memory. In situations in which these two values are equal there is no need to execute a PITCH command.

Drawing Control Commands

Write Data into Display Memory




Upon receiving a set of parameters (two bytes for a word transfer, one for a byte transfer), one RMW cycle into Video Memory is done at the address pointed to by the cursor EAD. The EAD pointer is advanced to the next word, according to the previously specified direction. More parameters can then be accepted.

For byte writes, the unspecified byte is treated as all zeros during the RMW memory cycle.

In graphics bit-map situations, only the LSB of the WDAT parameter bytes is used as the pattern in the RMW operations. Therefore it is possible to have only an all ones or all zeros pattern. In coded character applications all the bits of the WDAT parameters are used to establish the drawing pattern.

The WDAT command operates differently from the other commands which initiate RMW cycle activity. It requires parameters to set up the Pattern register while the other commands use the stored values in the parameter RAM. Like all of these commands, the WDAT command must be preceeded by a FIGS command and its parameters. Only the first three parameters need be given following the FIGS opcode, to set up the type of drawing, the DIR direction, and the DC value. The DC parameter + 1 will be the number of RMW cycles done by the GDC with the first set of WDAT parameters. Additional sets of WDAT parameters will see a DC value of 0 which will cause only one RMW cycle to be executed.


Mask Register Load




This command sets the value of the 16-bit Mask register of the figure drawing processor. The Mask register controls which bits can be modified in the display memory during a read-modify-write cycle.

The Mask register is loaded both by the MASK command and the third parameter byte of the CURS command. The MASK command accepts two parameter bytes to load a 16-bit value into the Mask register. All 16 bits can be individually one or zero, under program control. The CURS command on the other hand, puts a "1 of 16" pattern into the Mask register based on the value of the Dot Address value, dAD. If normal single-pixel-at-a-time graphics figure drawing is desired, there is no need to do a MASK command at all since the CURS command will set up the proper pattern to address the proper pixels as drawing progresses. For coded character DMA, and screen setting and clearing opertions using the WDAT command, the MASK command should be used after the CURS command if its third parameter byte has been output.

Figure Drawing Parameters Specify







SL	R	A	GC	L	Operation
0	0		0	0	Character Display Mode Drawing, Individual Dot Drawing, DMA, WDAT and RDAT
0	ò	0	0	1	Straight Line Drawing
0	0	0	1	0	Graphics Character Drawing and Area filling with graphics character pattern
0	0	1	0	0	Arc and Circle Drawing
0	1	0	0	0	Rectangle Drawing
1	0	0	1	0	Stanted graphics character drawing and stanted area filling

Only these bit combinations assure correct drawing operation.

Figure Draw Start

FIGD: 0 1 1 0 1 1 0 0

On execution of this instruction, the GDC loads the parameters from the parameter RAM into the drawing processor and starts the drawing process at the pixel pointed to by the cursor, EAD, and the dot address, dAD.


Graphics Character Draw and Area Filling Start



Based on parameters loaded with the FIGS command, this command initiates the drawing of the graphics character or area filling pattern stored in Parameter RAM. Drawing begins at the address in display memory pointed to by the EAD and dAD values

Data Read Commands


Read Data from Display Memory



Using the DIR and DC parameters of the FIGS command to establish direction and transfer count, multiple RMW cycles can be executed without specification of the cursor address after the initial load (DC – number of words or bytes)


As this instruction begins to execute, the FIFO buffer direction is reversed so that the data read from display memory can pass to the microprocessor. Any commands or parameters in the FIFO at this time will be lost. A command byte sent to the GDC will immediately reverse the buffer direction back to write mode, and all RDAT information not yet read from the FIFO will be lost. MOD should be set to 00 if no modification to video buffer is desired.

Cursor Address Read




The Execute Address. EAD, points to the display memory word containing the pixel to be addressed. The Dot Address, dAD, within the word is represented as a 1-of-16 code for graphics drawing operations.

Light Pen Address Read



The light pen address. LAD, corresponds to the display word address. DAD, at which the light pen input signal is detected and deglitched. The light pen may be used in graphics, character, or mixed modes but only indicates the word address of light pen position.

DMA Read Request



DMA Write Request



Absolute Maximum Ratings* (Tentative)

Ambient Temperature under Bias	0°C to 70°C
Storage Temperature	-65 °C to 150 °C
Voltage on any Pin with respect to Ground	-0.5V to +7V
Power Dissipation	1.5 Watt

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

 $t_{a} = 0 \,^{\circ}C$ to 70 $\,^{\circ}C$; V_{CC} = 5V ± 10%; GND = 0V

			Limits		
Parameter	Symbol	Min	Max	Unit	Test Conditions
Input Low Voltage Input High Voltage	VIL	-0.5	0.8	٧	
Output Low Voltage	VIH VOL	2.0	VCC + 0.5 0.45	v	
Output High Voltage	VOH	2.4	0.45	v	OL = 2.2 mA
Input Low Leak Current	IL		-10	"A	VI = OV
Input High Leak Current Output Low Leak Current	Чн		+10	-A.,	VI = VCC
Output High Leak Current	LOL		-10	-A	VO = OV
Clock Input Low Voltage	VCL	-0.5	0.6	v	Vo = VCC
Clock Input High Voltage	VCH	3.9	VCC + 1.0	v	
VCC Supply Current	loc		270		

Capacitance

 $t_a = 25 \circ C; V_{CC} = GND = 0V$

Parameter	Symbol	Lin	Max	Unit	Test Conditions		
Input Cepecitance I/O Cepecitance	C _{IN} C _{VO}		10 20		fc = 1 MHz		
Output Capacitance Clock Input Capacitance	COUT C.	20		pF pF	V1 (unmeasured) = 0V		

AC Characteristics

 t_{A} = 0 °C to 70 °C; V_{CC} = 5.0V \pm 10%; GND = 0V

		Lie	nita		Test Conditions
Symbol	Parameter	Min	Max	Unit	
TAR	Address Setup to ADi	0		ns	
IRA	Address Hold from RD*	0		ns	
IRR1	PD Pulse Width	tRD1 + 20	80	05	
1AD1	Data Delay from RD-		80	ns	CL = 50 pf
t DF	Data Floating from RD*	¢	100	ns	
RCY	RD Pulse Cycle	4 ICLK		715	

Write Cycle (GDC -+ CPU)

			mits	Unit	Test
Symbol	Parameter	Min	Max		
1AW	Address Setup to WR-	0		05	
1WA	Address Hold from WR1	0		ns	
tww	WR Pulse Width	100		115	-
tow	Data Setup to WR*	80		ns	
two	Data Hold from WR1	0		ns	
TWCY	WR Pulse Cycle	4 ICLK		ns	

DMA Read Cycle (GDC -- CPU)

		1000	Limita		Test	
Symbol	Parameter	Min	Max	Unit	Conditions	
1KR	DACK Setup to RD.	0		ns		
1 _{RK}	DACK Hold from RD1	0		ns		
1RR2	RD Pulse Width	1RD2 + 20		ns		
tHD2	Data Delay from RD-		1.5 tCLK + 80	ns	C1 = 50 pF	
IAEQ	DREQ Delay from 2XCCLK!		120	115	C1 = 50 pF	
tak	DREQ Setup to DACK	0		716		
¹ DK	DACK High Level Width	ICLK		ns		
1E	DACK Pulse Cycle	4 ICLK		ns		
fKQ(R)	DREQ - Delay from DACK-		2 t _{CLK} + 120	ns	C _L = 50 pF	

DMA Write Cycle (GDC -- CPU)

		1	Limits		
Symbol	Parameter	Min	Max	Unit	Test Conditions
tKW	DACK Setup to WRi	0		0.5	
1WK	DACK Hold from WR!	0		ns	
¹ KQ(R)	DREQ + Delay from DACK:		ICLK + 120	116	CL = 50 pF

R/M/W Cycle (GDC -- Display Memory)

	and the second se		imits		Test Conditions
Symbol	Parameter	Min	Max	Unit	
1AD	Address/Data Delay from 2XCCLK1		130	ns	CL = SO pF
¹ OFF	Address/Data Floating from 2XCCLK1	10	130	ns	CL = 50 pF
1DIS	Input Data Setup to 2XCCLK4	40		ns	
^t DIH	Input Data Hold from 2XCCLKi	0		ns	
10BI	DBIN Delay from 2XCCLK4		90	ns	C _L = 50 pF
¹ AA	ALE! Delay from 2XCCLK!	30	110	ns	CL = 50pF
RF	ALE: Delay from 2XCCLK:	20	90	ns	CL = 50 pF
RW	ALE Width	1/3 1CLK		ns	CL = 50 pF









Cycle	(GDC Display Memory)				
	Lin			Test Conditions	
Parameter	Min			CL = 50 pF	
Video Signal Delay from 2XCCLK1		120	ne	CL = SV Pr	
cycle	(GDC 0	isplay Mer	nory)	_	
	U			Test	
Parameter	Min	Max	Unit	Conditions	
Input Signal Setup to 2XCCLK1	20		ns		
Input Signal Width	1CLK		na		
		imita		Condition	
Parameter	Min			Condition	
Clock Rise Time		1.0			
Clock Fall Time		10	ns	_	
0101	95		ns		
			ne		
Clock Cycle	200	2000	08	-	
	Parameter Video Signal Delay from 2XCCLK' Cycle Parameter Input Signal Setup to 2XCCLX' Input Signal Width Parameter Clock Rise Time Clock Rise Time Clock High Pulse Width Clock Low Pulse Width	Parameter Lin Yideo Signal Delay trom 2XOCLK* Min Cycle (GDC += [C]) Parameter Min Input Signal Setup to 2XCCLK1 20 Parameter Min Clock Rise Time Clock High Tume Clock High Pulse Width 95 Clock Low Pulse Width 95	Parameter Limits Parameter Min Max Video Signal Delay 120 trom 2XCCLX ¹ 120 Cycle (GDC Display Mer Parameter Limits Min Max Input Signal Setup to 20 2XCCLX ¹ 20 2XCCLXS 20 Clock Rise Time 10 Clock Rise Time 10 Clock High Pulse Width 95 Clock Low Pulse Width 95 Clock Low Pulse Width 95	Limits Parameter Min Max Unit Video Signal Delay 120 ns from 2XCCLK1 120 ns cycle (GDC Display Memory) Parameter Min Max Unit Input Signal Setup to 2XCCLK1 20 ns Input Signal Width tCLK ns Clock Rise Time 10 ns Clock Rise Time 10 ns Clock High Pulse Width 95 ns Clock Lew Pulse Width 95 ns	

Timing Waveforms


Display Memory RMW Timing




Microprocessor Interface Write Timing




Microprocessor Interface Read Timing




Microprocessor Interface DMA Write Timing




M croprocessor Interface DMA Read Timing




Display Memory Display Cycle Timing




Light Pen and External Sync Input Timing




Clock Timing



Test Level (for AC Tests)







Video Sync Signals Timing

A4-15

Interlaced Video Timing




Video Sync Generator Parameters




_


Display and RMW Cycles (1x Zoom)




Display and RMW Cycles (2x Zoom)




A4-17



Video Field Timing





Pin Identification

Pin Configuration

	Pin		Function
No.	Symbol	Direction	Function
1	2xWCLK	IN	Clock Input
2	DBIN	OUT	Display Memory Read Input Flag
3	HSYNC	OUT	Horizontal Video Sync Output
4	V/EXT SYNC	IN/OUT	Vertical Video Sync Output or External VSYNC Input
5	BLANK	OUT	CRT Blanking Output
8	ALE (RAS)	OUT	Address Latch Enable Output
7	DRO	OUT	DMA Request Output
	DACK	IN	DMA Acknowledge Input
		IN	Read Strobe Input for Microprocessor Interface
9	RD	IN	Write Strobe Input for Microprocessor Interface
10	WR		Address Select Input for Microprocessor Interface
11	A0	IN	Bidirectional Data Bus to Host Microprocessor
12-19	DB0 to 7	IN/OUT	
20	GND		Ground
21	LPEN	IN	Light Pan Detect Input Address and Data Lines to Display Memory
22-34	AD0 to 12	IN/OUT	Address and Data Lines to Display method
35-37	AD13 to 15	IN/OUT	Utilization Varies with Mode of Operation
38	A16	OUT	Utilization Varies with Mode of Operation
39	A17	OUT	Utilization Varies with Mode of Operation
40	Vcc	-	+ 5V ± 10%

2xWCLK [1 DBIN C 2 HSYNC C 3 V/EXT SYNC C 4 BLANK C 5 ALE C 6 DR0 C 7 DACK C 8 RD 0 9 WR C 10 DB-1 C 11 DB-1 C 11 DB-1 C 11 DB-1 C 11 DB-3 C 115 DB-3 C 115 DB-4 C 18 DB-1 C 18 DB-7 C 19 GND 2 20 C 20 C 20 C 20 C 20 C 20 C 20 C 20	µр0 7220	40 D V _c C 39 D A ¹⁷ 39 D A ¹⁶ 37 D AD ¹⁵ 37 D AD ¹⁵ 35 D AD ¹³ 34 D AD ¹⁴ 35 D AD ¹³ 34 D AD ¹⁴ 35 D AD ¹³ 30 D AD ³ 30 D AD ³ 30 D AD ³ 30 D AD ³ 31 D AD ³ 32 D AD ³

Character Mode Pin Utilization

Pin				
No.	Name	Direction	Function	
	AD13 to 15	OUT	Line Counter Bits 0 to 2 Outputs	
		OUT	Line Counter Bit 3 Output	
38	A16		Cursor Output	
39	A17	OUT	Carsor Output	

Mixed Mode Pin Utilization


Pin			Function
No.	Name	Direction	
35-37	AD13 to 15	IN/OUT	Address and Data Bits 13 to 15
33-31		OUT	Attribute Blink and Clear Line Counter* Output
38	A16		Cursor and Bit-Map Area" Flag Output
39	A17	OUT	
			the sector paulicer and a sector at

 Output during the HSYNC interval. Use the trailing edge at HSYNC to clock this value into a flop for reference during the rest of the video line.

Graphics Mode Pin Utilization


Pin			Function	
No.	Name	Direction		
35-37	AD13 to 15	IN/OUT	Address and Data Bits 13 to 15	
_	A16	OUT	Address Bit 16 Output	
38			Address Bit 17 Output	
39	A17	out		

Block Diagram of a Graphics Terminal



Package Outlines





Ceramic							
ITEM	MILLIMETERS	INCHES					
A	51.5 MAX	2.03 MAX					
В	1.62 MAX	0.06 MAX					
C	2.54 - 0 1	0.1 - 0.004					
D	0.5 - 0.1	0.02 . 0.004					
E	48 26 . 0 1	1.9 . 0.004					
F	1.02 MIN	0.04 MIN					
G	3.2 MIN	0.13 MIN					
н	1.0 MIN	0.04 MIN					
1	35 MAX	0.14 MAX					
J	4.5 MAX	0.18 MAX					
к	15 24 TYP	0.6 TYP					
L.	14 93 TYP	0.59 TYP					
M	0.25 0.05	0.01 . 0.0019					






1

G


Plastic								
ITEM	MILLIMETERS	INCHES						
A	51 5 MAX	2.028 MAX						
8	1.62	0.064						
C	254.01	0.10 * 0.004						
D	05.01	0 0 19 • 0 004						
E	48 26	19						
F	1.2 MIN	0.047 MIN						
G	2 54 MIN	0.10 MIN						
н	0.5 MIN	0.019 MIN						
1	5 22 MAX	0.206 MAX						
J	5 72 MAX	0.225 MAX						
к	15.24	0.600						
L	13.2	0.520						
м	0.25 0.1	0 010 + 0 004						





Appendix B

Logic and Schematic Diagrams


The APC logic and schematic diagrams are arranged in drawing number sequence.










10 20 21 00	22	A4 2Y4 18	A3 2Y3 16	A2 242 14	A1 2Y1 12	4	A3 1Y3 7	A2 142 5	13 141 1Y1 3
97	-								








136-100430-500-A G9PFBU PCB Circuit Diagram








































136-100430-501-A G9PFCU PCB Circuit Diagram Sheet 5 of 11







Sheet 7 of 11 **G9PFCU PCB Circuit Diagram** 136-100430-501-A


20	19	Constant and a contraction
GND	BLU	
YD	CND	
GRM	GND	1
GND	RED	13
F	GNC	
GNE	GN	
-	GN	1
1	GIN	2
+	DGN	4
ia	0	Ŧ
0	8	5
	-	-Unition


+					
		CN4-20	-17	UNA-15	CNA-14
		I	I]
044-11	CN4-9	CN4-7	EN4-5	CN4-3	CN4-1






136-100430-501-A G9PFCU PCB Circuit Diagram Sheet 9 of 11







Appendix C Programmable Array Logic Decoding Specifications

There are four Programmable Array Logic (PAL) devices in the APC, two on the Processor PCB and two on the Controller PCB. These devices are identified and listed in Table C-1. Tables C-2 to C-5 describes each PAL device in terms of its inputs and outputs.

STAMPED IDENTIFICATION	MANUFACTURER DATA	PCB LOCATION
PFB01C	MMI PAL 16L8 or Signetics N 82S153F	G9PFBU (Processor PCB) Location 7N
PFB02	MMI PAL 10L8	G9PFBU (Processor PCB) Location 1N
PFC01	MMI PAL 14L4 or Signetics N 82S153F	G9PFCU (Controller PCB) Location 2H
NMS02	MMI PAL 14L4	G9PFCU (Controller PCB) Location 2N

Table C-1 Identification and Location of PAL Devices

	П	NPUT	OU	TPUT					
PIN NU	MBER	SIGNAL NAME	PIN NUMBER	SIGNAL NAME					
1 2 3 4 5 6 7 8 9 11	2	A7 A6 A5 A4 A3 A2 A1 A0 BHE0 AE371	19 B0 18 B1 17 B2 16 KB 15 C0 14 WAT 13 CDMA0 12 MBC						
BO	= (Ā (Ā	7.A6.A5.BHE0.AE371) 7.A6.A5.A4.A3.A2.A1.	$\frac{+(\overline{A7}\cdot\overline{A6}\cdot A5\cdot\overline{A4}\cdot\overline{A2})}{\overline{A0}\cdot\overline{AE371}}$	·A0·AE371)+					
B1	(A	7·A6·A5·BHE0·AE371) 7·A6·A5·A4·A3·A0·AE3 7·A6·A5·A4·A3·A0·AE3	(371) +	·BHEO·AE371)+					
B2	(A	7. <u>A6</u> . A5. <u>A4</u> . <u>A3</u> . <u>A2</u> . <u>A0</u> . <u>A</u> 7. <u>A6</u> . A5. <u>A4</u> . <u>A3</u> . <u>BHE0</u> . <u>A</u> A7. A6. A5. <u>A4</u> . <u>A3</u> . <u>BHE0</u> . <u>A</u>	AE371)+(A7.A6.A5.A	A4·A3·A0·AE371)					
KB	= (Ā	7·A6·A5·A4·A3·A0·AE3	71)						
C0	$= (\overline{A'})$	7. A6. A5. A4. A3. A2. A1. A 7. A6. A5. A4. A3. A2. BHE	A0·AE371) + 20·AE371)						
WAT	= (A	·A6·A5·A4·A3·A2·A1·A	A0. AE371)						
MBC	(A) (A) HE	$\frac{\overline{A7} \cdot \overline{A6} \cdot \overline{A5} \cdot \overline{BHE0} \cdot \overline{AE371}) + (\overline{A7} \cdot \overline{A6} \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A0} \cdot \overline{AE371}) + (\overline{A7} \cdot \overline{A6} \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{BHE0} \cdot \overline{AE371}) + (\overline{A7} \cdot \overline{A6} \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A0} \cdot \overline{AE371}) + (\overline{A7} \cdot \overline{A6} \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A0} \cdot \overline{AE371}) + (\overline{A7} \cdot \overline{A6} \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A0} \cdot \overline{AE371}) + (\overline{A7} \cdot \overline{A6} \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{B} - \overline{HE0} \cdot \overline{AE371}) + (\overline{A7} \cdot \overline{A6} \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{B} - \overline{HE0} \cdot \overline{AE371}) + (\overline{A7} \cdot \overline{A6} \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{B} - \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot \overline{A0} \cdot \overline{AE371})$							
CDMA0	= (A7	•A6•A5•BHEO•AE371)							

Table C-2 PFB01C Inputs/Outputs

IN	PUT	OUTPUT					
PIN NUMBER	SIGNAL NAME	PIN NUMBER	SIGNAL NAME				
1 MBCS 2 DMC 3 AB19 4 AB18 5 AB17 6 MRD 7 IOR 8 MRQ 9 AB0 11 IMM		19 18 17 16 15 14 13 12	ROMS RAMS BMMS BEXC MRBS DMA MPR ITMM				
$\overline{RAMS} = (\overline{AB1})$ $\overline{BMMS} = (AB1)$ $\overline{BEXC} = (\overline{DM0})$ $\overline{MRBS} = (\overline{AB1})$ $\overline{DMA} = (\overline{DM0})$ $\overline{MPR} = (DM0)$	9. $AB18. AB17. \overline{MRD}$) 9. $\overline{AB18}. \overline{AB17}$) 9. $\overline{AB18}. \overline{AB17}$) 9. $\overline{AB18}. \overline{AB17}. \overline{MRQ}$) $\overline{C}. \overline{MRQ}. \overline{AB0}$) 9. $\overline{AB18}. \overline{AB17}. \overline{MRD}$) $\overline{C}. \overline{IOR}$) + ($\overline{DMC}. \overline{MRD}$) $\overline{C}. \overline{MBCS}. \overline{IOR}$) + (\overline{DMC})	C·MRD·IMM)					


Table C-3 PFB02 Inputs/Outputs

IIN	PUT	OU	ГРИТ
PIN NUMBER	SIGNAL NAME	PIN NUMBER	SIGNAL NAME
1 2 3 4 5 6 7 8 9 11 13	A0 A1 A2 A3 A4 A5 A6 DT/R BHE IOR IOR IOW	19 18 17 16 15 14 12	LSI B0 B1 B2 IO CS0 CS1
(<u>A6</u> ·A5 (A6·A5	$\begin{array}{l} \cdot A4 \cdot \overline{A3} \cdot \overline{A2} \cdot A0) + (A6 \cdot A4 \cdot \overline{A3} \cdot \overline{A2} \cdot A0) + (A6 \cdot A4 \cdot \overline{A3} \cdot \overline{A2} \cdot A0) + (A6 \cdot A4 \cdot \overline{A3} \cdot \overline{A2} \cdot BHE) + (A6 \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot BHE) + (A6 \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot BHE) \end{array}$	$\overline{A5} \cdot A4 \cdot A3 \cdot A1 \cdot A0) +$	40)+
(A6·A5	$ \begin{array}{c} \cdot \underline{A4} \cdot \overline{\underline{A3}} \cdot \overline{\underline{A2}} \cdot \underline{A0}) + (\underline{A6} \cdot \overline{\underline{A4}} \cdot \underline{\overline{A3}} \cdot \overline{\underline{A2}} \cdot \underline{\overline{A1}} \cdot \underline{A0}) + (\underline{A6} \cdot \overline{\underline{A1}} \cdot \underline{A0}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A0}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A0}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A0}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1} \cdot \underline{A1}) + (\underline{A6} \cdot \underline{A1} + \underline{A1} \cdot \underline{A1} \cdot \underline{A1} + \underline{A1} \cdot \underline{A1} \cdot \underline{A1} + \underline{A1} \cdot \underline{A1} + \underline{A1} \cdot \underline{A1} \cdot \underline{A1} + \underline{A1} \cdot \underline{A1} + \underline{A1} \cdot \underline{A1} + \underline{A1} \cdot \underline{A1} + \underline{A1} - \underline{A1} - \underline{A1} + \underline{A1} - \underline{A1} - \underline{A1} + \underline{A1} - \underline{A1} + \underline{A1} - \underline{A1} + \underline{A1} + \underline{A1} - \underline{A1} + \underline{A1}$	A6.A5.A4.A3.A2.BH	(E) +
	$\overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot \overline{A0} \cdot \overline{D1}$	(R) + (A6·A5·A4·A3	$A2 \cdot \overline{A1} \cdot A0 \cdot \overline{DT/R}) +$
$\overline{B1} = (\underline{A6} \cdot \overline{A5})$ $(\underline{A6} \cdot \overline{A5})$ $(\underline{A6} \cdot \overline{A5})$ $(\underline{A6} \cdot \overline{A5})$ $(\underline{A6} \cdot \overline{A5})$		$\overline{A5} \cdot A4 \cdot A3 \cdot A1 \cdot A0) + 6 \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{BHE} (R) + (A6 \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A5} \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A5} $	A2•A1•A0•DT/R)+
$\overline{B1} = (\underline{A6} \cdot \overline{A5})$ $\overline{B1} = (\underline{A6} \cdot \overline{A5})$ $(\overline{A6} \cdot \overline{A5})$ $(\overline{A6} \cdot \overline{A5})$ $(\overline{A6} \cdot \overline{A5})$ $(\overline{A6} \cdot \overline{A5})$ $(\underline{A6} \cdot \overline{A5})$ $(\underline{A6} \cdot \overline{A5})$ $(\underline{A6} \cdot \overline{A5})$ $(\overline{A6} \cdot \overline{A5})$ $(\overline{A6} \cdot \overline{A5})$ $(\overline{A6} \cdot \overline{A5})$ $(\overline{A6} \cdot \overline{A5})$	$\overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0)$ $\overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A0) + (A6 \cdot A4 \cdot \overline{A3} \cdot \overline{A2} \cdot BHE) + (A6 \cdot A4 \cdot \overline{A3} \cdot \overline{A2} \cdot BHE) + (A6 \cdot A4 \cdot \overline{A3} \cdot A2 \cdot \overline{A1} \cdot A0 \cdot DT)$	$\overline{A5} \cdot \underline{A4} \cdot \underline{A3} \cdot \underline{A1} \cdot \underline{A0} + \\ 6 \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \underline{BHE} \\ (R) + (A6 \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A7} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A7} \cdot \overline$	$A2 \cdot A1 \cdot A0 \cdot DT/R) +$ $A2 \cdot \overline{A1} \cdot A0 \cdot \overline{DT/R}) +$ $+$ $(E) +$
$\overline{B1} = (\underline{A6} \cdot \overline{A5})$ $\overline{B1} = (\underline{A6} \cdot \overline{A5})$ $(\overline{A6} \cdot A$	$\overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0)$ $\overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A0) + (A6 \cdot A4 \cdot \overline{A3} \cdot \overline{A2} \cdot BHE) + (A6 \cdot A4 \cdot \overline{A3} \cdot A2 \cdot \overline{A1} \cdot A0 \cdot DT)$ $\overline{A4} \cdot \overline{A3} \cdot A2 \cdot A1 \cdot A0 \cdot \overline{DT}$ $\overline{A4} \cdot \overline{A3} \cdot A2 \cdot A1 \cdot A0 \cdot \overline{DT}$ $\overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot A0) + (\overline{A6} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot \overline{A0} \cdot \overline{D1} - \overline{A4} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot \overline{A0} \cdot \overline{D1} - \overline{A4} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A2} \cdot \overline{A1} \cdot \overline{A0} \cdot \overline{D1} - \overline{A3} \cdot \overline$	$\overline{A5} \cdot \underline{A4} \cdot \underline{A3} \cdot \underline{A1} \cdot \underline{A0} + \\ 6 \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \underline{BHE} \\ (R) + (A6 \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \underline{BHE}) \\ (R) + (A6 \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \underline{BHE}) \\ (A5 \cdot \underline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \underline{BHE}) \\ (A6 \cdot \overline{A5} \cdot \overline{A4} \cdot \underline{A3} \cdot \overline{A2} \cdot \underline{BHE}) \\ (R) + (A6 \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A4} \cdot \overline{A3}$	$A2 \cdot A1 \cdot A0 \cdot DT/R) +$ $A2 \cdot \overline{A1} \cdot A0 \cdot \overline{DT/R}) +$ $+$ $A2 \cdot \overline{A1} \cdot A0 \cdot \overline{DT/R}) +$ $A2 \cdot \overline{A1} \cdot A0 \cdot \overline{DT/R}) +$ $A2 \cdot \overline{A1} \cdot A0 \cdot IOR) +$ $A2 \cdot \overline{A1} \cdot A0 \cdot IOR) +$
$\overline{B1} = (\underline{A6} \cdot \overline{A5})$ $\overline{B1} = (\underline{A6} \cdot \overline{A5})$ $(\overline{A6} \cdot A$	$\overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0)$ $\overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A0) + (A6 \cdot A3 \cdot \overline{A2} \cdot BHE) + (A6 \cdot A4 \cdot \overline{A3} \cdot \overline{A2} \cdot BHE) + (A7 \cdot A3 \cdot A2 \cdot A1 \cdot A0 \cdot DT/2)$ $\overline{A4} \cdot \overline{A3} \cdot A2 \cdot A1 \cdot A0 \cdot DT/2)$ $\overline{A4} \cdot \overline{A3} \cdot A2 \cdot A1 \cdot A0 \cdot DT/2)$ $\overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A0) + (\overline{A6} \cdot A3 \cdot \overline{A2} \cdot A1 \cdot A0) + (\overline{A6} \cdot A4 \cdot \overline{A3} \cdot A2 \cdot A1 \cdot A0) + (\overline{A6} \cdot A4 \cdot \overline{A3} \cdot A2 \cdot A1 \cdot A0) + (\overline{A6} \cdot A4 \cdot \overline{A3} \cdot A2 \cdot A1 \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot A2 \cdot A1 \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0) + (\overline{A6} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0) + (\overline{A6} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0) + (\overline{A6} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0) + (\overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0) + \overline{A6} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 \cdot A0 + \overline{A0} + \overline{A3} \cdot \overline{A3} \cdot \overline{A2} \cdot A1 + \overline{A0} + \overline{A0} + \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot A1 + \overline{A0} + \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot A1 + \overline{A0} + \overline{A3} \cdot \overline{A3} + \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} + \overline{A3} \cdot \overline{A3} \cdot \overline{A3} + \overline{A3} $	$\overline{A5} \cdot \underline{A4} \cdot \underline{A3} \cdot \underline{A1} \cdot \underline{A0} + \\ 6 \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \underline{BHE} \\ (R) + (A6 \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \underline{BHE}) \\ (R) + (A6 \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \underline{BHE}) \\ (A5 \cdot \underline{A4} \cdot \overline{A3} \cdot \overline{A2} \cdot \underline{BHE}) \\ (A6 \cdot \overline{A5} \cdot \overline{A4} \cdot \underline{A3} \cdot \overline{A2} \cdot \underline{BHE}) \\ (R) + (A6 \cdot \overline{A5} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A4} \cdot \overline{A3} \cdot \overline{A3} \cdot \overline{A4} \cdot \overline{A3}$	$A2 \cdot A1 \cdot A0 \cdot DT/R) +$ $A2 \cdot \overline{A1} \cdot A0 \cdot \overline{DT/R}) +$ $+$ $A2 \cdot \overline{A1} \cdot A0 \cdot \overline{DT/R}) +$ $A2 \cdot \overline{A1} \cdot A0 \cdot \overline{IOR}) +$ $A2 \cdot \overline{A1} \cdot A0 \cdot IOR) +$ $A2 \cdot \overline{A1} \cdot A0 \cdot IOW) +$

Table C-4 PFC01 Inputs/Outputs

IN	PUT	OUTPUT					
PIN NUMBER	SIGNAL NAME	PIN NUMBER	SIGNAL NAME				
1 2 3 4 5 6 7 8 9 11 12 13 18 19	CC7 CC6 CC5 CC4 CC3 CC2 CC1 CC0 M8960 MRQ0 MRQ0 MW0 XNU XNU XNU XNU XNU	17 ANK0 16 FULL1 15 BE0 14 BS0					
$\overline{FULL1} = (\overline{CC6})$	•CC6•CC5•CC4•CC3•C •CC5•CC4•CC3•CC2•C •CC5•CC4•CC3•CC2•C •CC5•CC4•CC3•CC2•C •CC5•CC4•CC3•CC2•C •CC5•CC4•CC3•CC2•C •CC5•CC4•CC3•CC2•C	$\frac{\overline{CC1} \cdot \underline{CC0}}{CC1 \cdot \overline{CC0}} + \frac{1}{CC1 \cdot \overline{CC0}} + \frac{1}{CC1 \cdot CC0} + \frac{1}{CC1$					

Table C-5 NMS02 Inputs/Outputs






Appendix D

Character Code and Keyboard Information

This appendix gives important character code and keyboard information for the APC. The characters that can be generated and their associated codes are shown in Table D-1. The meanings of the ASCII special characters are given in Table D-2. Table D-3 lists the APC special characters that differ in representation from the ASCII standard, but the generated code is the same. A quick reference quide for easy association of the ASCII special characters and APC special characters is provided in Table D-4. The APC GRPH1 characters are shown in Figure D-1, the GRPH2 characters in Figure D-2.

SECOND							FIR	ST H	EX D	IGIT						
HEX DIGIT	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0	NUL 00	DLE 16	SP 32	0 48	@ 4	P 80	96	р 112	128	144	160	00 176	a 192	¢	224	λ
1	SOH 01	DC1 17	! 33	1 49	A 65	Q 81	a 97	q 113	129	145	2	3 177	V 193	ω 209	225	241
2	STX 02	DC2 18	" 34	2 50	B 66	R 82	b 98	r 114	130	146	• 162	T	<u>A</u>	≈ 210	226	242
3	ETX 03	DC3 19	# 35	3 51	C 67	S 83	с 99	s 115	131	147	* 163	4	β 195	211	227	243
4	EOT 04	DC4 20	\$ 36	4 52	D 68	T 84	d 100	t 116	132	148	≤ 164	5 180	ξ 196	7 212	228	244
5	ENQ 05	NAK 21	% 37	5 53	E 69	U 85	е 101	u 117	133	149	165	6 181	η 197	8 213	229	245
6	ACK 06	SYN 22	& 38	6 54	F 70	V 86	f 102	v 118	134	150	166	Е 182	<i>θ</i>	9 214	230	246
7	BEL 07	ETB 23	39	7 55	G 71	W 87	g 103	w 119	135	151	167	ρ 183	1	l 215	231	247
8	BS 08	CAN 24	(40	8 56	H 72	X 88	h 104	x 120	136	152	1/ 168 ²	σ 184	+	ф 216	232	248
9	HT 09	EM 25) 41	9 57	I 73	Y 89	i 105	y 121	137	153		¥	U 201	+ 217	233	249
А	LF 10	SUB 26	* 42	: 58	J 74	Z 90	j 106	z 122	138	154	170	Ω 186	π 202	χ 218	234	250
В	VT 11	ESC 27	+ 43	; 59	K 75	[91	k 107	{ 123	139	155	171	- 187	A 203	0 219	235	251
С	FF 12	FS 28	44	< 60	L 76	92	1 108	1 124	140	156	+	0 188	2 204	0 220	236	252
D	CR 13	GS 29	45	= 61	M 77] 93	m 109] 125	141	15	173	δ 189	205	5 221	237	253
E	SO 14	RS 30	46	> 62	N 78	∧ 94	n 110	~ 126	142	158) 174	К 190	206	λ	238	254
F	SI 15	US 31	/ 47	? 63	O 79	95	0 111	DEL 127	143	159	1/1754	<u>Б</u>	τ 207	μ 223	239	255

Table D-1 Code Table



CODE	MEANING
NUL	Null
SOH	Start of Heading
STX	Start Text
ETX	End Text
EOT	End of Transmission
ENQ	Enquiry
ACK	Acknowledge
BEL	Bell
BS	Backspace
HT	Horizontal Tab
LF	Line Feed
VT	Vertical Tab
FF	Form Feed
CR	Carriage Return
SO	Shift Out
SI	Shift In
DLE	Data Link Escape
DC1	Device Control 1
DC2	Device Control 2
DC3	Device Control 3
DC4	Device Control 4
NAK	Negative Acknowledge
SYN	Synchronous Idle
ETB	End Transmission Block
CAN	Cancel
EM	End of Medium
SUB	Substitute
ESC	Escape
FS	Form Separator
GS	Group Separator
RS	Record Separator
US	Unit Separator
SP	Space
DEL	Delete

Table D-2 ASCII Special Characters

NOTE: These codes are not displayed on the APC as shown. Some of these codes are not used by the APC, but the unused codes can still be transmitted for use by other devices.

Table D-3 APC Special Characters


SECOND HEX DIGIT	H	RST EX GIT
	0	1
0	00	16
1	► 01	17
2	₩ 02	18
3	Ш 03	19
4	Z 04	20
5	205	10000
6	OK 06	× 21
7	07	23
8	1 08	24
9	★ 09	25
А		26
В	+	111 27
С	12	☐ 28
D	4 13	ु 29
E	아 14	□ 30
F	¥ 15	


NOTE: Only characters that are not associated with a specific APC function are displayed on the screen.


ASCII	APC
SPECIAL	SPECIAL
CHARACTER	CHARACTER
NUL SOH STX ETX EOT ENQ ACK BEL BS HT LF VT FF CR SO SI DLE DC1 DC2 DC3 DC4 NAK SYN ETB CAN EM SUB ESC FS GS RS US SP DEL	► A H N D B C + + C + + K + × S - = = = = = = □ □ □


Table D-4 Quick Reference Guide for ASCII Special Character/APC Special Character Association


NOTE: Characters associated with a specific APC function are not displayed.












B. SHIFTED (SHIFT KEY DOWN)

NOTES: 1 GRPH1 CHARACTERS ARE PRODUCED WHEN THE GRPH1 KEY IS PRESSED.

2 GRAPHICS SYMBOLS ASSOCIATED WITH A SPECIFIC APC FUNCTION ARE NOT DISPLAYED ON THE SCREEN. INSTEAD, THE FUNCTION IS PERFORMED.

3 THE ALPHANUMERIC SYMBOLS ASSOCIATED WITH THE GRAPHIC SYMBOLS ARE THE HEXADECIMAL (HEX) CODES GENERATED BY PRESSING THE KEYS.

Figure D-1 APC GRPH1 Characters






Figure D-2 APC GRPH2 Characters

ESC (1B)	1	@ 2	#	3 5	4	[%] 5	e 6	& 7	. 8	(9) 0	-	* =	*	BACI		8)	1NS (1C)	/ (2F)	CLEAR HOME (1E)	PRINT (1D)	BR ST	EAK TOP (13
AB		Q	w	E	R		т	Y	U	1	0		PE	1		1			DEL (18)	• (2A)	7 (37)	8 (38)	9 (39)	- (2D)
	CAPS LOCK (*)				D	F	G	н	Ĵ	K		L	;	1	RETU)D)		1	(0B)	4 (34)	5 (35)	6 (36)	+ (2B)
SH	IFT	0	z	х	с		v	В	N	м	<,		2	1		HIFT (*)			(ID)	(0C)	1 (31)	2 (32)	3 (33)	EN
GRI 1	PH (*)		GRPH 2	(*)					(SP)					(20)	ALT	HEL.	р 3F)		ļ	(0A)	0	(30)	(2E)	T E R

LOCKABLE SWITCH KEYS

NOTES: 1. HEX NUMBERS IN PARENTHESES DESIGNATE HEX CODES.

2. FOR HEX CODES OF STANDARD ALPHANUMERIC CHARACTERS, SEE TABLE D-1.


3. KEYS WITH (*) MUST BE USED WITH ANOTHER KEY TO GENERATE A CODE.


4. "SHIFT" OR "CTRL" PLUS "BREAK STOP" GENERATES HEX CODE 03.


5. KEYS WITH (**) (PF17 TO PF22) GENERATE THE SPECIAL CODES SHOWN BELOW.

	PF17	ESCOO
	PF18	ESCOP
	PF19	ESCOQ
	PF20	ESCOR
	PF21	ESCOS
	PF22	ESCOT
FNC	PF17	ESCOU
FNC	PF18	ESC OV
FNC	PF19	ESC OW
FNC	PF20	ESC OX
FNC	PF21	ESC OY
FNC	PF22	ESC OZ

Figure D-3 Keyboard Layout Showing Hex Codes For Special Keys







Appendix E I/O Port Addresses and Instructions

The I/O port addresses and instructions for all devices are listed in Tables E-1 to E-21.

Data bus bit descriptions are listed left to right as Bits 7 through 0 for low order bytes and Bits 15 through 8 for high order bytes.

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DAT	A BU	S		
CH0 Address Read	R	01	A7 A15	A6 A14	A5 A13	A4 A12	A3 A11	A2 A10	A1 A9	A0 A8
CH0 Address Write	w	01	A7 A15	A6 A14	A5 A13	A4 A12	A3 A11	A2 A10	A1 A9	A0 A8
CH0 Word Count R.	R	11	W7 W15	W6 W14	W5 W13	W4 W12	W3 W11	W2 W10	W1 W9	W0 W8
CH0 Word Count W.	W	11	W7 W15	W6 W14	W5 W13	W4 W12	W3 W11	W2 W10	W1 W9	W0 W8
CH1 Address Read	R	03	A7 A15	A6 A14	A5 A13	A4 A12	A3 A11	A2 A10	A1 A9	A0 A8
CH1 Address Write	W	03	A7 A15	A6 A14	A5 A13	A4 A12	A3 A11	A2 A10	A1 A9	A0 A8
CH1 Word Count R.	R	13	W7 W15	W6 W14	W5 W13	W4 W12	W3 W11	W2 W10	W1 W9	W0 W8
CH1 Word Count W.	W	13	W7 W15	W6 W14	W5 W13	W4 W12	W3 W11	W2 W10	W1 W9	W0 W8
CH2 Address Read	R	05	A7 A15	A6 A14	A5 A13	A4 A12	A3 A11	A2 A10	A1 A9	A0 A8
CH2 Address Write	W	05	A7 A15	A6 A14	A5 A13	A4 A12	A3 A11	A2 A10	A1 A9	A0 A8
CH2 Word Count R.	R	15	W7 W15	W6 W14	W5 W13	W4 W12	W3 W11	W2 W10	W1 W9	W0 W8
CH2 Word Count W.	w	15	W7 W15	W6 W14	W5 W13	W4 W12	W3 W11	W2 W10	W1 W9	W0 W8
CH3 Address Read	R	07	A7 A15	A6 A14	A5 A13	A4 A12	A3 A11	A2 A10	A1 A9	A0 A8
CH3 Address Write	w	07	A7 A15	A6 A14	A5 A13	A4 A12	A3 A11	A2 A10	A1 A9	A0 A8

Table E-1 I/O Port Address and Instructions for the DMA Controller

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DAT	fa bu	IS		
CH3 Word Count	R	17	W7 W15	W6 W14	W5 W13	W4 W12	W3 W11	W2 W10	W1 W9	W0 W8
CH3 Word Count	W	17	W7 W15	W6 W14	W5 W13	W4 W12	W3 W11	W2 W10	W1 W9	W0 W8
DMA Status Read	R	09	RQ3	RQ2	RQ1	RQ0	TC3	TC2	TCI	TC0
DMA Command Write	W	09	KS	DS	WS	PR	ТМ	CE	AH	MM
Illegal	R	19	_	_	_	_	_	_	_	_
Write Request Register	w	19	-	-	-	-	-	RB	CS1	CS0
Illegal	R	0B		_	_	_		_	_	_
Write Single Mask	W	0B	_	_	_	_	_	МК	CS1	CS0
Illegal	R	1B	_	_	_	_	_	_	_	_
Write Mode	W	1B	MS1	MS0	ID	AT	TR1	TR0	CS1	CS0
Illegal	R	0D	_	_	_	_	_	_	_	_
Clear F/F	W	0D	_		_	_	_	_	_	
Read Temporary Register	R	ID	D7	D6	D5	D4	D3	D2	D1	D0
Master Clear	W	ID	_	_	_	_	_	_	_	_
llegal	R	0F	_	_	_	_	_	_	_	_
llegal	W	0F	_	_	_	_	_	_	_	_
llegal	R	1F	_	_	_	_	_	_	_	_
Write All Mask	W	1F	_	_	_	_	MB3	MB2	MBI	MB0

Table E-1 I/O Port Address and Instructions for the DMA Controller (cont'd)

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DA	TA BU	S		
Read IRR/ISR/IRL	R	20	D7	D6	D5	D4	D3	D2	DI	D0
OCW2	W	20	R	SL	EOI	0	0	L2	LI	L0
OCW3	W	20	0	ESM	SMM	0 1	1	Р	PR	RIS
ICW1	W	20	0	0	0	1	0	0	0	1
Read Mask R.	R	22	_	M6	M5	M4	M3	M2	M1	M0
OCW1	W	22	-	M6	M5	M4	M3	M2	M1	M0
ICW2	w	22	T7	T6	T5	T4	T3	0	0	0
ICW3	w	22	1	0	0	0	0	0	0	0
ICW4	W	22	0	0	0	0	0	0	0	1
	R	24								
	W	24								
	R	26								
	W	26								
Read IRR/ISR/IRL	R	28	D7	D6	D5	D4	D3	D2	D1	D0
OCW2	W	28	R	SL	EOI	0	0	L2	LI	LO
OCW3	w	28	0	ESM	SMM	0	1	Р	PR	RIS
ICW1	w	28	0	0	0	1	0	0	0	1
Read Mask R.	R	2A	M14	M13	M12	M11	M10	M9	M8	M7
OCW1	w	2A	M14	M13	M12	M11	M10	M9	M8	M7
ICW2	w	2A	T7	T6	Т5	T4	Т3	0	0	0
ICW3	w	2A	0	0	0	0	0	1	1	1
ICW4	w	2A	0	0	0	0	0	0	0	1

Table E-2 I/O Port Addresses and Instructions for the Interrupt Controller

INSTRUCTION	READ/ WRITE	I/O ADDRESS	DATA BUS									
Read Counter 0	R	29	C7 C15	C6 C14	C5 C13	C4 C12	C3 C11	C2 C10	C1 C9	C0 C8		
Load Counter 0	w	29	C7 C15	C6 C14	C5 C13	C4 C12	C3 C11	C2 C10	C1 C9	C0 C8		
Read Counter 1	R	2B	C7 C15	C6 C14	C5 C13	C4 C12	C3 C11	C2 C10	C1 C9	C0 C8		
Load Counter 1	w	2B	C7 C15	C6 C14	C5 C13	C4 C12	C3 C11	C2 C10	C1 C9	C0 C8		
Read Counter 2	R	2D	C7 C15	C6 C14	C5 C13	C4 C12	C3 C11	C2 C10	C1 C9	C0 C8		
Load Counter 2	w	2D	C7 C15	C6 C14	C5 C13	C4 C12	C3 C11	C2 C10	C1 C9	C0 C8		
No Operation	R	2F	-	-		-	-	-	-	-		
Write Mode	w	2F	SC1	SC0	RL1	RL0	M2	M1	M0	BCD		

Table E-3 I/O Port Addresses and Instructions for the Interval Timer

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DA	TA B	US		
Read Data	R	30	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0
Write Data	W	30	SD7			SD4		SD2	SD1	SD0
Read Status	R	32	DR	SYN	FE	OE	PE	TE	RR	TR
Write Mode (A)	W	32	S2	S1	EP	PEN	L2	L1	B2	B1
Write Mode (S)	W	32	SCS	ESD	EP	PEN	L2	LI	0	0
Write Command	W	32	EH	IR	RS	RST	SBR	REN	ER	TEN
Write Mask	W	34	0	0	0	0	0		RXR	TXR
Read Signal	R	34	_	_	_	_	_	CS	CI	CD
Write Signal	W	36	0	0	0	0	0	0	0	TDC
	R	36			1					ibe

Table E-4 I/O Port Addresses and Instructions for the Serial I/O Communications Controller Number 1

Table E-5 I/O Port Addresses and Instructions for the Serial I/O Communications Controller Number 2

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DA	TA BI	JS		
Read Data	R	31	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1
Write Data	W	31	SD8	SD7		SD5		SD3	SD2	SD1
Read Status	R	33	DR	SYN		OE	PE	TE	RRDY	
Write Mode (A)	W	33	S2	S1	EP	PEN	L2	LI	B2	BI
Write Mode (S)	W	33	SCS	ESD	EP	PEN		LI	B2	BI
Write Command	W	33	EH	IR	RS	RST		REN		TEN
Write Mask	W	35	0	0	0	0	0	TXE		TXR
Read Signal	R	35	_	_	_	_	SCA		CI	CD
Write Signal	w	37	0	0	0	0	0	0		TDC

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DA	ATA BU	IS		15-1
CH0 Read Address R.	R	38								
CH0 Write Address R.	W	38	0	0	0	0	A19	A18	A17	A16
CH1 Read Address	R	3A								
CH1 Write Address R.	W	3A	0	0	0	0	A19	A18	A17	A16
CH2 Read Address	R	3C								
CH2 Write Address R.	W	3C	0	0	0	0	A19	A18	A17	A16
CH3 Read Address	R	3E								
CH3 Write Address R.	w	3E	0	0	0	0	A19	A18	A17	A16

Table E-6 I/O Port Addresses and Instructions for the DMA Address Registers

Table E-7 I/O Port Addresses and Instructions for the CRT Controller

INSTRUCTION	READ/ WRITE	I/O ADDRESS									
Read Status	R	40	LP	HP	VS	DMA	DW	FE	FF	DR	
Write Parameter	W	40	P7	P6	P5	P4	P3	P2	P1	P0	
Read Data	R	42	D7	D6	D5	D4	D3	D2	D1	D0	
Write Command	W	42	C7	C6	C5	C4	C3	C2	C1	C0	
Reset Intr.	W	46					GDC	TM	APU	CRT	

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DAT	A BUS	S		
Read Status	R	70	LP	НВ	VS	DMA	DW	FE	FF	DR
Write Parameter	w	70	P7	P6	P5	P4	P3	P2	P1	P0
Read Data	R	72	D7	D6	D5	D4	D3	D2	D1	D0
Write Command	w	72	C7	C6	C5	C4	C3	C2	C1	C0
Graph Enable	w	76	-	-	-	—	-	-	-	1/0

Table E-8 I/O Port Addresses and Instructions for the Graphics Display Controller

NOTE: For Graph Enable, 1 = Release From Blanking Status; 0 = Blanking Always. At power on, Blanking Always is selected.

Table E-9 I/O Port Addresses and Instructions for the Keyboard Controller

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DAT	A BUS	3		
Read Data	R	48	SD8	SD7	SD6	SD5	SD4	SD3	SD2	SD1
Buzzer Set	W	48	-	-	-	-	-	-	_	-
Read Status	R	4A					TP2	TP1	TP0	ALM
Buzzer Reset	W	4A	-	-	-	-		—	—	—
Read Signal	R	4C	SW8	SW7	SW6	SW5	SW4	SW3	SW2	SW1
Read Book/Page	R	4E	B4	B3	B2	B1	P4	P3	P2	P1
Read Shift	R	4E	0	0	0	0	SF4	SF3	SF2	SF1

Table E-10 I/O Port Addresses and Instructions for the FDD Controller

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DAT	A BUS	5		
Read Status	R	50	RQM	DIO	NDM	FCB	F3B	F2B	F1B	F0B
Read Data	R	52	D7	D6	D5	D4	D3	D2	D1	D0
Write Command	w	52	C7	C6	C5	C4	C3	C2	C1	C0

Table E-11 I/O Port Addresses and Instructions for the Clock and Calendar

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DAT	A BU	s		
Read Data	R	58	-		_	_	_	_	BAT	TDO
Set Register	W	58	0	0	DI	CLK	STB	C2	C1	C0

Table E-12 I/O Port Address and Instruction for the BBM Enable

INSTRUCTION	READ/ WRITE	1/O ADDRESS	DATA BUS
BBM Enable	W	59	ENB

Table E-13 I/O Port Addresses and Instructions for the APU

INSTRUCTION	READ/ WRITE	I/O ADDRESS	SS DATA BUS							
Read Data	R	5A	D7	D6	D5	D4	D3	D2	DI	D0
Write Data	W	5A	D7	D6	D5	D4	D3	D2	DI	D0
Read Status	R	5E	В	S	Z	E3	E2	E1	E0	CRY
Write Command	W	5E	C7	C6	C5	C4	C3	C2	CI	C0

Table E-14 I/O Port Address and Instruction for the Power Off Control

INSTRUCTION	READ/ WRITE	1/O ADDRESS	DATA BUS
Power Off	W	5B	OFF

INSTRUCTION	READ/ WRITE	I/O ADDRESS	DATA BUS							
Write Command	W	60	0	FS	C5	C4	C3	C2	C1	C0
Read Status	R	60	S7	S6	S5	S4	S3	S2	S1	S0

Table E-15 I/O Port Addresses and Instructions for the Sound Control

Table E-16 I/O Port Addresses and Instructions for the Timer

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DAT	A BU	S		
Read Counter 0	R	61	C7 C15	C6 C14	C5 C13	C4 C12	C3 C11	C2 C10	C1 C9	C0 C8
Load Counter 0	w	61	C7 C15	C6 C14	C5 C13	C4 C12	C3 C11	C2 C10	C1 C9	C0 C8
		63 63 65								
		65 67								
Write Mode	W	67	SC1	SC0	RLI	RL0	M2	MI	M0	BCE

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DAT	A BUS			
Read Signal	R	68	DCN	0	0	ALM	RMR	0	DPQ	MDL
Write Data	W	6A	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1
Write Signal 2	W	6C	IRT			MASH	¢			
Write Signal 0	W	6E	1	0	0	1	0	1	0	0
Write Signal 1	W	6E	0	0	0	0	0	1	0	INTE
Write Signal 1	W	6E	0	0	0	0	0	1	1	RMS
Write Signal 1	W	6E	0	0	0	0	1	0	0	MASK
Write Signal 1	W	6E	0	0	0	0	1	1	1	IRT

Table E-17 I/O Port Addresses and Instructions for the ODA Controller Number 1

Table E-18 I/O Port Addresses and Instructions for the IDA Controller

INSTRUCTION	READ/ WRITE	I/O ADDRESS				DATA	BUS			
Read Signal	R	71	DCN	IP3	IP2	PSM	SMR	IP1	SDRC	STT
Read Data	R	73	SD8	SD7	SD6	SD5	SD4	SD3	SD2	SD1
Write Signal 2	W	75	IRT	SDR	SMS	MASK				
Write Signal 0	W	77	1	0	0	1	0	1	1	0
Write Signal 1	W	77	0	0	0	0	0	1	0	INTE
Write Signal 1	W	77	0	0	0	0	1	0	0	MASK
Write Signal 1	W	77	0	0	0	0	1	0	1	SMS
Write Signal 1	W	77	0	0	0	0	1	1	0	SDR
Write Signal 1	W	77	0	0	0	0	1	1	1	IRT
Write Signal 3	W	79								SDA

Table E-19 I/O Port Addresses and Instructions for the Communications Adapter


	READ/	I/O ADDRESS				DAT	A BUS	5		
INSTRUCTION Write BUF1 Read BUF4 Write BUF2 Read BUF5 Write BUF3 Read BUF6 Start DMA Set INT1 Reset INT2 Reset SDMA INT Reset RDMA INT Read INT	WRITE W R W R W W W W W W R	ADDRESS 80 80 82 82 84 84 84 86 88 88 88 88 88 80 82 82 90	D7 D7 D7 D7 D7 D7 D7 	D6 D6 D6 D6 	D5 D5 D5 D5 D5 	D4 D4 D4 D4 D4 	D3 D3 D3 D3 D3 D3 	D2 D2 D2 D2 D2 D2 	D1 D1 D1 D1 D1 D1 T2 MSI	D0 D0 D0 D0 D0 D0

Table E-20 I/O Port Addresses and Instructions for the ASOP Controller

	READ/ WRITE	I/O ADDRESS	DATA BUS
INSTRUCTION Low Address Set Mid Address Set High Address Set Mask Set Read Signal	W W W W W	F0 F2 F4 F6 F6	SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0 SA15 SA14 SA13 SA12 SA11 SA10 SA9 SA8 SA19 SA18 SA17 SA16 MAS1 R/W INT



HARDWARE SPECIFICATIONS



Appendix F Hardware Specifications

FEATURE

SPECIFICATION

CPU*

Word Length Clock Rate

ROM*

RAM Standard Size* Maximum Size

Memory with Battery Backup*

8K (bootstrap and self-test)

NEC µPD 8086

16 bits

5 MHz

64K chips, 200 ns Access Time 128 KB 256 KB

4 K (CMOS) Two-year life Can be protected against accidental writing

I/O Facilities Standard* Printer RS-232C

Optional

Parallel Asynchronous and Synchronous at speeds up to 19,200 bps Software Emulators for all important IBM Workstations and Communications subsystems Second RS-232C Port

Other Standard Features* Music

Pitch Range: 2 + Octaves Number of Tempos: 4 Note Duration: thirty-second to whole Dynamics: piano, medium, forte accent

*Standard Feature, included with Basic Unit

FEATURE

SPECIFICATION

Pitch: 4 selectable frequencies

Hardware (with battery backup)

Can be initiated locally or remotely

Both supported

Length: 20 ms or continuous

Backs up CMOS RAM and

Integrated (one* or two)

monochrome model - one

color model - two

Loudness: 3 levels

Clock/Calendar Two-year life

8 in.

243 KB

1 MB

two

Other Standard Features* (cont.) Alarm

Clock/Calendar Automatic Power Off Lithium Battery

Flexible Disk Drives*

Packaging Size Formatted Capacity (each) Single-Sided, Single-Density Double-Sided, Double-Density Standard Number of Drives

Maximum Number of Drives Maximum Disk Capacity Disk Performance Characteristics Rotation Rate Head Settle Time Track-track Time Transfer Rate

2 MB 360 rpm 50 ms 5 ms 62.5 KB/sec

Display Screen*

Size (Diagonal) Lines x Columns Character Set Predefined* User-Definable* Monochrome* Phosphor Type Video Interface Color Virtual Graphic Area Size Real Graphic Window Size 12 in. 25 x 80 plus status line

250 Symbols (8 x 19 matrix) 256 Symbols (all displayable and printable) Green Black Integrated CRT Display 8-color (high res. 640 x 475 pixels) 1,024 x 1,024 pixels 640 x 475 pixels — 8-color

*Standard Feature, included with Basic Unit

F-2

FEATURE

Display Screen* (cont.) Character Graphics*

Line Drawing

Keyboard*

Number of Keys (excluded in Programmable Function Keys) Number of Programmable Function Keys Numeric Pad

Standard Printer

Type Speed Controller*

Dimensions

Main Enclosure

Keyboard

SPECIFICATION

Overline, underline, vertical line, highlight, inverse video, blinking, secret Line segment, rectangle, arc, circle


86

22, Dual Mode (effectively, 44) Standard

Dot Matrix 100 Characters per second Standard


19.7 in. (50 cm) wide x 13.8 in. (35 cm) high x monochrome: 18.1 in. (46 cm) deep color: 19.9 in. (50.5 cm) deep.
19.7 in. (50 cm) wide x 2.4 in. (6 cm) high x 9.1 in. (23 cm) deep

*Standard Feature, included with Basic Unit





APC-H31/H32 Memory Expansion **Unit Installation Guide**



LIMITED WARRANTY AND LIABILITY DISCLAIMER

NEC Information Systems, Inc. (NECIS) products are warranted in accordance with the terms of the applicable NEC Information Systems, Inc. product specification. Product performance is affected by system configuration, software, the application, customer data, and operator control of the system among other factors. While NECIS products are considered to be compatible with most systems, the specific functional implementation by customers of the product may vary.

Therefore, the suitability of a product for a specific application must be determined by the customer and is not warranted by NECIS.

> First Printing – December 1983 Revised - April 1984

Copyright 1983©, 1984© NEC Information Systems, Inc. 1414 Mass. Ave. Boxborough, MA 01719

Printed in U.S.A.

Contents

APC-H31 MEMORY EXPANSION UNIT	
APC-H32 128K MEMORY KIT	1
WHERE TO START	1
WHERE TO START	3
and he will a state the state of the state o	3
	4
CHECULATING FAINTING NVIEM MEMODY	5
THE DITTO NATI MEMORY INSTADICTION	6
	7
	9
second receiption for antice switches	10
	10
Setting Additional Switches Revision 1 Switch Setting Checklist	11
Revision 1 Switch Setting Checklint	13
Revision 1 Switch Setting Checklist	13
	14
	14
	15
	16
	16
INSTALLING THE APC-H31 MEMORY EXPANSION UNIT PCB	17
in the second seco	

iii

Page

Illustrations

Figure	Title	Page
1	The APC-H31 Memory Expansion Unit PCB (G9SNB)	2
2	Revision 1 SW1	4
3	Revision 2 SW1	4
4	The APC-H31 Memory Expansion Unit PCB (G9SNB)	7
5	Inserting the IC into the Socket	8
6	TM3 Jumper Location on the APC-H31 PCB	
	Revision 1	11
7	TM3 Jumper Position	12
8	Switch Positions for the APC-H11/12	13
9	Switch Positions for the APC-H11/12	16
10	Removing the APC Top Cover	17
11	Card Cage (Front View)	18
12	Disconnected Cables	19
13	Inserting the APC-H31 in the Card Cage	20

Tables

T

able	Title	Page
1	Calculating Existing System Memory	5
2	Possible Memory Expansion	6
3	Total System Memory	9
4	Revision 1 Slider Switch SW1 Positions	10
5	Revision 2 Slider Switches SW1-1 Through	
	SW1-5 Positions	14
6	Revision 2 Slider Switches SW1-6 Through SW1-8 Positions	15

This guide shows you how to install your new APC-H31 Memory Expansion Unit, and also how to set switches, if necessary, to make the unit compatible with your particular APC system.

To increase your APC's system's memory capacity above 128K bytes to 256K bytes, you can install the standard APC-H31 Memory Expansion Unit. If you wish to further increase the memory capacity of the standard APC-H31, you can install an additional memory kit, the APC-H32, on the APC-H31 board.

APC-H31 MEMORY EXPANSION UNIT

The APC-H31 Memory Expansion Unit is a printed circuit board (PCB), G9SNB, containing 18 dynamic random-access memory (RAM) integrated circuits (ICs) soldered on the board (see Figure 1).

The combined amount of memory provided by these ICs is 128K bytes. Additional memory ICs can be added to the APC-H31 in increments of 128K by installing APC-H32 Memory Kits.

APC-H32 128K MEMORY KIT

Each APC-H32 Memory Kit contains 18 dynamic RAM ICs. Each kit expands the memory capacity of the APC-H31 board by 128K bytes. It is possible to install up to two APC-H32 kits on the APC-H31 board. The ICs in the kit are easily inserted into socket sets 1 and 2 (see Figure 1).




Figure 1. The APC-H31 Memory Expansion Unit PCB (G9SNB)

WHERE TO START

Before you can install the APC-H31/H32 Memory Expansion Unit, you must do the following:

- unpack it
- · determine which revision you own
- calculate existing system memory
- add the APC-H32 kit (if you have one)
- check the total system memory
- and set switches, if necessary.

These procedures are described in the following paragraphs. To avoid a system failure, perform the six easy preparation procedures in the order given.



UNPACKING

Carefully remove the APC-H31 Memory Expansion Unit PCB from the packing materials.

DETERMINING WHICH REVISION YOU HAVE

To determine whether you own Revision (Rev.) 1 or 2, use the following procedure.

- Locate the red slider switch SW1 on the APC-H31 PCB (see Figure 1). Rev. 1 has four slider switches (see Figure 2). Rev. 2 has eight slider switches (see Figure 3).
- 2. Check the revision you own based on the number of slider switches in SW1.

	CHECK HERE	YOU OWN
The board has four slider switches.		Rev. 1
The board has eight slider switches.		Rev. 2.






Figure 2 Revision 1 SW1





CALCULATING EXISTING SYSTEM MEMORY

There are two reasons why you must determine your "Existing System Memory" before adding the APC-H31 unit: First, knowing your system's existing memory lets you set the switches properly; second, you will be able to determine the number of memory expansion APC-H32 kits you can install on the APC-H31 PCB without exceeding the 512K system limit.


To calculate the "Existing System Memory" proceed as follows:

- 1. Check off the memory options your system now supports (see Table 1).
- 2. Calculate the "Existing System Memory" by multiplying the number of checks by 128K (see Table 1). This total represents the "Existing System Memory" before adding the APC-H31 unit. Notice that the APC base is checked off for you. Include this check in your total.

MEMORY UNIT	MEMORY AMOUNT	CHECK HERE
APC BASE	128K	\checkmark
APC H08	128K	
APC H11/12	128K	
	TOTAL CI (including A	
		X 128K

Table 1 Calculating Existing System Memory





NOTE

If you are not adding APC-H32 ICs to the APC-H31 PCB, skip to CHECKING THE TOTAL SYSTEM MEMORY.

ADDING ADDITIONAL MEMORY ICs (APC-H32)

If you wish to install the APC-H32 Memory Kit or kits, check Table 2 to determine the amount of memory you can add to the board.

The total APC system memory must not exceed 512K bytes. Exceeding the 512K limit will cause a system failure. Follow the suggested memory expansion possibilities in Table 2.

EXISTING SYSTEM MEMORY (From Table 1)	POSSIBLE EXPANSION		
128K	Can fill socket sets 1 & 2 (Two APC-H32 128K memory kits)		
256K	Can fill socket set 1 (One APC-H32 128K memory kit)		
384K	Cannot add APC-H32 ICs to the APC-H31 board		

Table 2 Possible Memory Expansion

Installing the APC-H32 128K Memory Kit

To install the APC-H32 Memory Kit, do the following procedure.

- 1. Carefully remove the APC-H32 kit from the packing materials. Each kit contains 18 ICs.
- 2. Lay the APC-H31 PCB down with the chip side up and the blue clips on top (see Figure 4).

Notice that there are six rows of blue sockets (nine to a row, 18 to a set).




Figure 4 The APC-H31 Memory Expansion Unit PCB (G9SNB)

CAUTION

Static electricity can damage ICs. Avoid static electricity while handling ICs.

- 3. Gently remove the ICs from the package. Do not bend the pins on the ICs during installation.
- 4. Align the notch in the IC over the notch in the socket (see Figure 5).




Figure 5 Inserting the IC into the Socket

5. Carefully position the pins on the IC over the holes in the socket before pressing the IC into the position (see Figure 5). Press firmly until the chip is seated in the socket fully.

Fill rows one and two (socket set 1) with the 18 ICs in the kit.

CAUTION

FILL ONLY AS MANY SOCKET SETS AS INDICATED IN TABLE 2.

Do not fill rows five and six (socket set 3). This can cause a system failure).

6. If you are installing two APC-H32 kits, fill the next two rows (socket set 2) with 18 ICs.

CHECKING THE TOTAL SYSTEM MEMORY

The maximum amount of memory allowed in the APC system is 512K bytes. Use table 3 to determine your total system memory.

Find your "Existing System Memory" (as determined in Table 1). Then check off the line that represents what you are adding. Your answer is figured for you under "Your Total System Memory Is".

CAUTION

The total system memory must not exceed 512K bytes or a system failure will occur.

LINE #	EXISTING MEMORY (From Table 1)	ADI H31	DING H32	CHECK OFF LINE THAT APPLIES	YOUR TOTAL SYSTEM MEMORY IS
1	128K	YES	NO		256K
2	265K	YES	NO		384K
3	384K	YES	NO		512K
4	128K	YES	ONE	133 147	384K
5	128K	YES	тwo	a Martin Martin	512K
6	256K	YES	ONE		512K
7	384K	YES	NO		512K

Table 3 Total System Memory

NOTE

This section applies to Revision 1 only. Skip to "Revision 2 Switch Settings," if you have Revision 2.

REVISION 1 SWITCH SETTINGS


Before installing the APC-H31 Rev. 1 board, you must set slider switches SW1 and move jumper TM3.

Setting Revision 1 Slider Switches

To set the four slider switches SW1, perform the following procedure.

- 1. Look up your "Existing System Memory" from Table 1.
- 2. Match your total from Table 1 with the "Existing System Memory" in Table 4.
- 3. Set switches or verify switch settings that apply to your "Existing System Memory" (see Table 4).

Table 4 Revision 1 Slider Switch SW1 Positions



Moving Jumper TM3

To move jumper TM3, perform the following procedure.

1. Locate jumper TM3 on the APC-H31 PCB Rev. 1 (see Figure 6).




Figure 6 TM3 Jumper Location on the APC-H31 PCB Revision 1

2. Move the plastic cap (jumper) from pins numbered 2-3 to pins 1-4 (see Figure 7).

CAUTION

A system failure may occur if jumper TM3 is not set from pin 1 to pin 4.




Figure 7 TM3 Jumper Position

Setting Additional Switches

NOTE

If your APC contains either a monochrome (APC-H11) or color (APC-H12) Graphics Subsystem Board with memory, you must verify the settings of slider switch SW1 on the H11/H12 PCB (see Figure 8).




Figure 8 Switch Positions for the APC-H11/H12

Revision 1 Switch Setting Checklist

Did you set SW1?

Move TM3?

Check your Graphics Subsystem Switch Settings?

When you have answered yes to the above three questions, you can install your APC-H31 Memory Expansion Unit (see INSTALLING THE APC-H31 MEMORY EXPANSION UNIT PCB).

REVISION 2 SWITCH SETTINGS

NOTE

This section applies to Revision 2 only. Refer to "Revision 1 Switch Settings," if you have Revision 1.


Before installing the APC-H31 Rev. 2 board, you must set the eight slider switches in SW1.

Setting Revision 2 Switches SW1-1 Through SW1-5

To set the first five slider switches in SW1, perform the following procedure.

- 1. Look up your "Existing System Memory" from Table 1.
- 2. Match your "Existing System Memory" in Table 5.
- 3. Set switches, or verify switch settings, that apply to your "Existing System Memory" (see Table 5).

Table 5 Revision 2 Slider Switches SW1-1 Through SW1-5 Positions



Setting Switches SW1-6 Through SW1-8

Slider switches SW1-6 through SW1-8 are set according to the amount of memory installed on the APC-H31 PCB.

To set these slider switches, refer to Table 6.




Table 6 Revision 2 Slider Switches SW1-6 through SW1-8 Positions

Setting Additional Switches

NOTE

If your APC contains either a monochrome (APC-H11) or color (APC-H11) or color (APC-H12) Graphics Subsystem Board with memory, you must verify the settings of slider switch SW1 on the H11/H12 PCB (see Figure 9).




Figure 9 Switch Positions for the APC-H11/H12

Revision 2 Switch Setting Checklist

Did you set switches SW1-1 through SW1-5?

Did you set switches SW1-6 through SW1-8?

Check your Graphics Subsystem Switch Settings?

When you have answered yes to the above three questions, you can install your APC-H31 Memory Expansion Unit (see INSTALLING THE APC-H31 MEMORY EXPANSION UNIT PCB).

INSTALLING THE APC-H31 MEMORY EXPANSION UNIT PCB

Before installing the APC-H31 PCB, make sure that you have followed all the preparation procedures.

To install the APC-H31 PCB, first do the following procedure.

- 1. Turn off and unplug the APC.
- 2. Loosen the screws that hold the latch locks in place (see Figure 10). Make sure that the locks hang straight down from the screws.




Figure 10 Removing the APC Top Cover

- 3. Pull the latch levers forward and lift the top cover up and off the computer.
- 4. Choose an empty slot in the card cage (see Figure 11) for the APC-H31 PCB.




Figure 11 Card Cage (Front View)

CAUTION

The processor PCB (G9PFB2/G9PFBU) has a small battery cable attached to the left side. DO NOT DISCONNECT THE BATTERY CABLE.

5. Disconnect any cables (other than the battery cable) in the way of the available slot.

To disconnect a cable, press down on the small clips and lift the cables up (see Figure 12).




Figure 12 Disconnected Cables

- 6. Hold the board with the IC side facing the front of the card cage (see Figure 13).
- 7. Firmly press the PCB into place.





Figure 13 Inserting the APC-H31 PCB in the card cage

- 8. Reconnect any cables that you disconnected in step 5.
- 9. Align, lower, and latch the computer cover into place.
- 10. Lastly, tighten the screws that hold the latches in place.



USER'S COMMENTS FORM

Document: APC-H31/H32 Memory Expansion Unit Installation Guide

Document No.: 819-000104-9001 Rev. 01

Please suggest improvements to this manual.

Please cut along this line

Please list any errors in this manual. Specify by page.

From:					
Name	 			 	-
Title	 			 The second	-
Company		1.	and the second	 	_
Address				 	_
Dealer Name				Mart Area	_
Date:					

Seal or tape all edges for mailing-do not use staples.

FOLD HERE

BUSINESS REPLY CARD

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

FIRST CLASS PERMIT NO.105 BOXBOROUGH, MA

POSTAGE WILL BE PAID BY ADDRESSEE

NEC Information Systems, Inc.

Dept: Publications 1414 Mass. Ave. Boxborough, MA 01719

> FOLD HERE Seal or tape all edges for mailing-do not use staples.



Glossary

- A Abbreviation for Ampere.
- AD0 to AD15 Address and Data lines 0 to 15; bus interface channels. See Chapter 2 for information.
- Address Bus A set of parallel conductors that carry address codes from the microprocessor to memory and I/O devices.

ALE Address Latch Enable.

- **AND** A logic operator having the property that if P is a statement, Q is a statement, R is a statement..., then the AND of P,Q,R...is true if and only if all statements are true, false if any statement is false.
- ANSI American National Standards Institute; an organization that develops and publishes industry standards, including terminology and standard codes.

APC Advanced Personal Computer.

- ASCII American Standard Code for Information Interchange; this standard defines character set codes that are used for data interchange between equipment of different manufacturers. This code defines 96 displayed characters (64 without lowercase) and 32 non-displayed controls in terms of 7 bits (plus an eighth bit for parity check).
- Assembler A computer program that prepares a machine-language program from a symbolic language program.

Asynchronous Without relation to a regular time period.

- Asynchronous Communications A method of transmitting data in which the timing of character placement on connecting transmitting lines is not critical. The transmitted characters are preceded by a start bit and followed by one or more stop bits; this designates individual characters and allows the interval between characters to vary.
- Attribute, Character In the APC, one of eight supplements that can accompany a character on the display screen.
- A16 to A19 Address bits 16 to 19; bus interface channels.
- **BASIC** Beginner's All-purpose Symbolic Instruction Code; a common, highlevel, numerical-application-oriented, computer program language that is easily learned.
- **Baud** (1) A unit of signaling speed equal to the number of discrete conditions or signal events per second. For example, one baud equals one-half dot cycle per second in Morse code, one bit per second in a train of binary signals, and one 3-bit value per second in a train of signals each of which can assume one of eight different states. (2) In asynchronous transmission, the baud is a unit of modulation rate that equals the unit intervals.

BBM Battery-Backed Memory.

- BHE Bus High Enable; a bus-interface channel. See Chapter 2.
- **Binary** (1) A condition that can have exactly two values; for example, ON and OFF, 1 and 0. (2) A numbering system that includes the digits zero and one and uses two as its base; that is, the base-2 numbering system.
- **Binary-Coded Decimal (BCD)** Positional notation in which the individual decimal digits are represented by a set of four binary numerals; for example, the number twenty-three is represented by 0010 0011 in binary-coded decimal notation, and by 10111 in binary notation.
- **Bootstrap** A technique or device designed to bring itself into a desired state by means of its own action; for example, a machine routine whose first few instructions are sufficient to bring the rest of itself into the computer from an input device.

- **Buffer** A temporary storage area between devices used to compensate for differences in data flow rates or in the occurrence of events; a storage area that temporarily holds input or output data.
- **Bus** A number of parallel conductors (usually 8 or 16, sometimes 20) used for transmitting data signals or power; for example, address bus, data bus.
- **Byte** A sequence of adjacent binary digits (eight digits in most machines including the APC) operated upon as a unit and usually shorter than a computer word (a word is composed of two bytes in the APC).
- C/D (CONTROL/DATA) An input signal of the NEC 8251A Communications Controller. See Chapter 3.
- **Central Processing Unit (CPU)** (1) A unit of a computer that includes the circuits controlling the interpretation and execution of instructions. (2) In the APC, the NEC μ PD8086 microprocessor.
- **Chip** A tiny piece of semiconductor material on which microscopic electronic components are photoetched to form one or more circuits. After connector leads and a case are added, it is called an integrated circuit.
- CLKO Communications Clock; a bus-interface channel. See Chapter 2.
- **COBOL** Common Business Oriented Language; a business data processing language.
- **Clock** (1) The basic source of synchronizing signals in the microcomputer; PHI0 in the APC. (2) In data communications, the clock CLK0 in the APC that controls the timing of signal sending and receiving.
- CMOS Complementary Metal Oxide Semiconductor
- **Code** (1) A system for representing data according to unambiguous rules; e.g. a binary decimal code. (2) Within a given machine or storage location, a system of binary digits given certain arbitrary meanings, used for transmitting information; for example, in the APC, character code, character-attribute code, command code. (3) To change the symbolic representation of data or commands in order to make them conform to such a system.

- **Communications** Refers to communication between computers or between computers and terminals. Information is transmitted with synchronous or asynchronous timing, and in serial-data or parallel-data form.
- **Computer** A data processor capable of high-speed mathematical or logical calculations, able to assemble, store, and otherwise process information derived from coded data in accordance with a predetermined program.
- **CP/M** Control Program For Microprocessors; a registered trademark of Digital Research, an operating system that comprises four subsystems: basic inputoutput system (BIOS), basic disk-operating system (BDOS), console command processor (CCP), and transient program area (TPA). Programs that are created, edited, debugged, assembled, and executed on one CP/M-based configuration run on all CP/M-based configurations. CP/M is thus a standard interface between user programs and system hardware. Among the high-level languages that currently run with CP/M are BASIC, COBOL, FORTRAN, Pascal, APL, and PL/1.
- **CRT** Cathode Ray Tube; a vacuum tube in which electrons are accelerated to and focused upon a fluorescent screen.
- **CRT Display Unit** In the APC, the equipment that receives data and transforms it into visible images on the CRT display screen. Specifically, the unit includes a cathode ray tube, display control, display screen, horizontal driver, and vertical driver.
- CS Code Segment
- CS (Chip Select) An input signal of the Intel 8251A Communications Controller. See Chapter 3.
- **DACK0 to DACK3** DMA-request Acknowledgement 0 through 3; bus-interface channels. See Chapter 2.
- **Data** (1) A representation of facts, concepts, or instructions in a formalized manner suitable for communication, interpretation, or processing by humans or automatic means. (2) Any representations such as characters or analog quantities to which meaning is or might be assigned.

- **DIP** Dual In-Line Package; a popular IC packaging container that has two parallel rows (hence dual) of leads, which connect the unit to a circuit board. They are available in a variety of configurations, from 14-pin to 40-pin assemblies.
- **Disk**, Flexible A type of magnetic disk, so named because it is soft and bends easily; also called floppy disk.
- **Disk, Hard** Conventional magnetic disk that is stiffer than a flexible disk, contains more concentrated data, and can be read faster.
- **Disk, Magnetic** A flat circular plate with a magnetic surface on which data can be stored by selective magnetization of portions of the flat surface.
- **Display Position** A unit on the video display screen capable of containing one character; that is, each display unit holds one character box. The APC video display has 25 lines of 80 display positions; and each display position is composed of an 8 x 19 dot matrix.
- **DMA** Direct Memory Access; high-speed data transfer operation in which an I/O channel transfers information directly to or from the memory. Transfers take place with no microprocessor intervention using a "cycle-stealing" method. Also called "data break."
- DMC DMA Cycle; a bus-interface channel. See Chapter 2.
- **Double Density** Refers to a type of magnetic disk storage organization in which 256 characters of information are stored on each sector of a track. Compare with single density.
- DRO0 to DRO3 DMA Request 0 to 3, bus interface channels. See Chapter 2.

DS Data Segment

- DT/R Data Transmit or Receive; a bus-interface channel. See Chapter 2.
- **EIA** Electronics Industries Association; an electronics trade association that formulates and establishes industry standards.

EPROM Erasable Programmable Read-Only Memory. Like a PROM, it is a programmable read-only memory, but unlike an ordinary PROM its contents can be erased and rewritten more than once. Like any ROM device, an EPROM retains its contents indefinitely.

FDC Flexible Disk Controller.

FDD Flexible Disk Drive.

FIFO First-In First-Out.

- **Firmware** Refers to microprocessors and other software that have been permanently written into ROM chips; for example, the bootstrap loader is a firmware program.
- **Fixed-Point Arithmetic** Computer calculations in which the computer does not consider the radix point. Compare floating-point arithmetic.
- Flag An indicator used to specify the status of a designated condition. A flag is usually one or two bits and can be hardware- or software-implemented.
- Floating-Point Arithmetic Arithmetic procedures in which the computer keeps track of the radix point. Compare fixed-point arithmetic.

FM Frequency Modulation.

Full Duplex In communications, pertains to simultaneous two-way independent transmission in both directions; also called duplex. Compare with half duplex.

GDC Graphic Display Controller.

- Half Duplex In communications, pertains to an alternate, one-way-at-a-time independent transmission. Compare with full duplex.
- Hexadecimal (HEX) Refers to the number system with 16 as its base. The hexadecimal system uses 16 symbols: 0 to 9, and A to F for the base-10 numbers 10 to 15. One hexadecimal digit can be represented by four bits.
- Hertz (Hz) A unit of frequency equal to one cycle per second.

- **Highlighting** A method used to distinguish or emphasize data on a CRT Display. There are a number of methods: reversing the field, blinking, underlining, changing color, changing light intensity, or some combination of these. The APC features all of these highlighting methods.
- **High-Order Position** In this manual (and in general), the left-most position in a string of digits, characters, or bytes. A high-order position is more significant than a low-order position.

ICW Initialization Command Word.

Impact Printer A printer that forms characters by physically striking the paper through a ribbon; for example, conventional typewriters print this way.

Input/Output (I/O) Pertaining to a hardware device that can transmit data into or receive data from a computer.

Integrated Circuit (IC) A microunit consisting of interconnected elements, inseparably associated and formed on or within a single substrate to function as an electronic circuit.

Intel A large semiconductor designer, manufacturer, and distributor.

- **Interlace** To assign successive storage location numbers to physically separate storage locations; this reduces access time.
- **Interrupt** (1) A suspension of the normal flow of a process in such a way that the flow can be resumed. (2) A special control signal from an I/O device that diverts the attention of the CPU from the program to a specific address.

IOR I/O Read; a bus-interface channel. See Chapter 2.

IOW I/O Write; a bus-interface channel. See Chapter 2.

IP Instruction Pointer.

IR0 to IR14 Interrupt Request 0 to 14; bus-interface channels. See Chapter 2.

IRR Read Interrupt Register.

IRST Initial Reset; a bus-interface channel. See Chapter 2.

ISR Read Inservice Register.

- **K** Abbreviation for kilo. (1) Prefix meaning 1000. (2) With regard to memory space and addressing, kilo means 1024 (2 to the 10th power); for example 2K equals 2048.
- KB Abbreviation for kilobyte; 1024 bytes.
- kHz Abbreviation for kilohertz; a unit of frequency equal to 1000 hertz.
- LAD Light Pen Address.
- **Low-Order Position** The left-most position in a string of digits, characters, or bytes. A low-order position is less significant than a high-order position.

- LSI Large Scale Integration; (1) Refers to a component density of 100 or more per chip. (2) A chip with more than 100 components.
- M Abbreviation for mega. (1) Prefix meaning 1,000,000. (2) With regard to memory space and addressing, mega means 1,048,576 (2 to the 20th power); for example, one MB equals one megabyte, 1,048,576 bytes.
- Machine Language Binary-coded language; the only type of language that can be directly used by the machine.
- Main Unit In the APC, the Main Unit houses all the microcomputer devices except the Keyboard and Printer. In addition, all interfaces are in or on this unit.
- Matrix Printer A printer that forms characters by printing a pattern of dots.
- MB Megabyte; 1,048,576 bytes. The addressing power of the APC.
- Memory Address (1) The unique location of a word in memory. (2) In the APC, a 20-bit value that identifies a specific portion of memory.
- Memory Map A symbolic representation of memory locations that defines the boundaries of various memory segments.
- MFM Modified Frequency Modulation; a magnetic-disk coding system that uses double-density encoding of information.

LSB Least Significant Bit.

- MHz Megahertz; a unit of frequency equal to one million hertz.
- **Microprocessor** (1) The principal component of a microcomputer, it is a semiconductor central processing unit. Usually contained on a single chip, which is mounted on a DIP, it includes an arithmetic logic unit, control logic, and control-memory unit. (2) In the APC, the microprocessor is the NEC μ PD8086, which is mounted on a 40-pin DIP.
- **Mnemonic** An abbreviation of two or three letters (abbreviated in a way to aid human memory) that is used instead of terminology.
- **Mode** Refers to various methods of operation; for example, the synchronous versus the asynchronous mode.
- **Modem** MOdulator-DEModulator; a device that modulates signals transmitted over communication facilities. This device enables computers and terminals to communicate over telephone circuits.
- **Monitor** (1) A device that observes and verifies the operation of a data processing system and indicates any significant departure from the norm. (2) Software or hardware that observes, supervises, controls, or verifies the operation of a system. (3) A video display.

MOS Metal Oxide Semiconductor.

Mother Board A circuit board into which various printed circuit boards (PCB) are plugged. In the APC, the Mother Board is inside the card cage and has five PCB slots.

MR Memory Read; a bus-interface channel. See Chapter 2.

MRQ Memory ReQuest, a bus-interface channel. See Chapter 2.

ms millisecond; one-thousandth of one second, 0.001 second.

MSB Most Significant Bit.

Multiplexer A device capable of combining several low-speed inputs into one high-speed data stream transmitted on a single channel. A demultiplexer subsequently reconverts the single data stream into low-speed inputs for the host computer. Two kinds of multiplexers are time-division multiplexers in which the channel is divided into time slots and frequency-division multiplexers in which the channel is divided into frequency bands.

MW Memory Write; a bus-interface channel. See Chapter 2.

NAND A logical operator that is the negation of AND.

NEC Nippon Electric Company; a large manufacturer of electronics equipment, including semiconductors and microcomputers.

NOR A logical operator that is the negation of OR.

ns nanosecond; one billionth of a second, 0.000000001 second.

NT Normal Termination.

OCW Operational Command Word.

ODA Output Device Adapter.

- **OR** A logic operator having the property that if P is a statement, Q is a statement, R is a statement..., then the OR of P,Q,R... is true if at least one statement is true, false only if all statements are false. Often represented by +, as in P + Q.
- **Output** Pertaining to a device, process, or channel involved in an output process, or to the data or states involved in an output process.
- **Overflow** That portion of the result of an operation that exceeds the capacity of the intended unit of storage.
- **Parallel Data** Method for representing data in which characters are transmitted and received over separate lines, usually simultaneously. Compare serial data.
- Parameter In general, a quantity used to specify I/O devices or to designate desired routines.

PCB Printed Circuit Board.

Personal Computer A relatively low-cost computer that is based on tiny microcomputer chips and is therefore portable and personally controllable. Personal computers are often classified as home, hobbyist, professional, business, small business, appliance, and others.

PHIO System Clock; a bus-interface channel. See Chapter 2.

POF Power-Off Control; (1) A bus-interface channel. See Chapter 2. (2) In the APC, a control circuit that shuts off the system power supply by a microprocessor command.

Printed Circuit Board Also called pc board, plate, card, chassis, and — in this manual — PCB; an insulating board with metallic wiring paths for point-to-point connections, but it can also include metallized connecting surfaces and heat sinks or heat radiators. Printed circuit boards are single-sided, double-sided, or multilayer; all pc boards in the APC are multilayer.

Program A series of instructions or statements, in a form acceptable to a computer, prepared in order to achieve a certain result.

Programmable Array Logic (PAL) TTL Schottky bipolar devices designed to replace standard TTL logic. They are fully programmable to provide a high degree of design flexibility and efficiency. The basic logic implementation is the AND-OR array, where the AND is programmable and the OR fixed. PALs are used to make logic modification quicker and easier than with standard devices.

PROM Programmable Read Only Memory; unprogrammed upon manufacture, can be programmed once and only once. After programming, like ROMs, they retain their contents indefinitely.

Protocol In data communications, a specific set of rules defining the format and content of messages between communicating devices.

P39 Phosphor Used in both the monochrome and color displays of the APC, it is a yellow-green, long-persistence phosphor that provides good luminescence, small dot size, and good focus.

RAM Random Access Memory. See Read/Write Memory.

Raster Scan A technique of graphics CRT displays; it operates by varying the intensity of a beam that periodically scans left-to-right and top-to-bottom. This CRT graphics method is the type used in the APC and conventional home TV; it is the only method that makes full color display possible.

RD READ; an input signal of the NEC 8251A Communications Controller. See Chapter 3.

RDY Ready; a bus-interface channel. See Chapter 2.

- **Read/Write Memory** Also called random access memory or RAM. A type of memory in which each cell can be both sensed at appropriate output terminals and changed in response to electrical input signals.
- **Refreshing** A process of periodically reactivating or restoring information that decays when left idle; for example, the phosphor on a CRT must be refreshed in order to maintain the image, and dynamic memory cells need constant refreshing to maintain their contents.

RFSH Refresh; a bus-interface channel. See Chapter 2.

Register A device capable of storing a specified amount of data such as one word.

rpm Revolutions Per Minute.

ROM Read-Only Memory; memory that can be read but not altered.

- **RS-232C Interface** An interface between a modem and the associated data terminal equipment that is standardized by EIA Standard 232C.
- RST RESET; an input signal of the NEC 8251A Communications Controller. See Chapter 3.
- Serial Data Method for representing data in which the data stream is transmitted and received as a single signal by a single transmission path. Compare parallel data.
- Single Density Refers to a magnetic disk storage technique in which 128 characters of information are stored on each sector of a track. Compare double density.
- **Software** A set of programs, procedures, and possibly associated documentation concerned with the operation of a data processing system.
- **Sound Generator** In general, a computer device that includes a tone-generator and speaker for outputting tones. In the APC, the sound generator is fully programmable and capable of generating user-programmed melodies and various beep signals.
- **Special Character** In the APC, a character that the user can create through the ACGGEN utility program; the programmed character is stored in display RAM (and on disk if desired) and is accesible on command. There is storage allocation for 256 special characters, though an indefinite number can be stored on disk.

SS Stack Segment.

Status Register A register that provides storage for arithmetic and control status flags.

SW Switch.

- Synchronous Having a constant time interval between successive bits, characters, or events.
- **Synchronous Communications** A method of transmitting information in which the timing of character placement signifies the division between characters. A data stream of an indefinite number of characters is preceded by one or two sync bits, which indicate where the data stream begins.

TC Terminal Count; a bus-interface channel. See Chapter 2.

TTL Transistor/Transistor Logic.


USART Universal Synchronous/Asynchronous Receiver/Transmitter

V Abbreviation for Volt.

VFO Variable Frequency Oscillator.

W Abbreviation for Watt.

- Word A group of characters that occupy one storage location and are treated as a single entity, instruction, or quantity. In the APC, two bytes (16 bits) make up a word.
- WR (WRITE) An input signal of the NEC 8251A Communications Controller. See Chapter 3.



NEC Information Systems, Inc.

USER'S COMMENTS FORM

Document: APC System Reference Guide

Document No.: 819-000100-1003

Please suggest improvements to this manual.


Please cut along this line.

Please list any errors in this manual. Specify by page.

From:	
Name	
Title	
Company	
Address	
Dealer Name	
Date:	

Seal or tape all edges for mailing-do not use staples.

FOLD HERE



|||||

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES


FIRST CLASS PERMIT NO. 386 LEXINGTON, MA


POSTAGE WILL BE PAID BY ADDRESSEE

NEC Information Systems, Inc. Dept: Publications – APC 5 Militia Drive Lexington, MA 02173


FOLD HERE

Seal or tape all edges for mailing-do not use staples.






APC Hard Disk Subsystem Reference Guide



819-000102-6002 Rev. 00 4-83 APC-HARD DISK SUBSYSTEM REFERENCE GUIDE Models APC-H26 and -H27.



Insert this document into your APC System Reference Guide DOC. No: APC D01.



LIABILITY DISCLAIMER

NEC Information Systems, Inc. (NECIS) products are warranted in accordance with the terms of the applicable NEC Information Systems, Inc. product specification. Product performance is affected by system configuration, software, the application customer data, and operator control of the system among other factors. While NECIS products are considered to be compatible with most systems, the product functional implementation by customers of the product may vary.

Therefore, the suitability of a product for a specific application must be determined by the customer and is not warranted by NECIS.

This manual is as complete and factual as possible at the time of printing; however, the information in this manual may have been updated since that time. NEC Information Systems, Inc. reserves the right to change the functions, features, or specifications of its products at any time, without notice.

NEC Information Systems, Inc. has prepared this document for use by NECIS employees and customers. The information contained herein is the property of NECIS and shall not be reproduced without prior written approval from NECIS.

Spinwriter[®] is a registered trademark of NEC Corporation.

First Printing—March 1983 Revised—April 1983

Copyright 1983 NEC Information Systems, Inc. 5 Militia Drive Lexington, MA 02173

Printed in U.S.A.

FEDERAL COMMUNICATIONS COMMISSION RADIO FREQUENCY INTERFERENCE STATEMENT

"WARNING: This equipment generates, uses and can radiate radio frequency energy and if not installed and used in accordance with the instructions manual, may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A Computing device pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide protection against such interference. Operation of the equipment in a residential area is likely to cause interference in which case, the user will be required to take whatever measures may be required to correct the interference."

Manufacturer's Instructions and User's Responsibilities to Prevent Radio Frequency Interference

Manufacturer's Instructions

The user must observe the following precautions in installing and operating this device:

- 1. Operate the equipment in strict accordance with the manufacturer's instructions for the model.
- 2. Ensure that the unit is plugged into a properly grounded wall outlet and that the power cord supplied with the unit is used and not modified.
- 3. Ensure that the unit is always operated with the factory-installed cover set on the unit.
- 4. Make no modification to the equipment which would affect its meeting the specified limits of the Rules.
- 5. Properly maintain the equipment in a satisfactory state of repair.

User's Responsibility

The user has the ultimate responsibility to correct problems arising from harmful radio-frequency emissions from equipment under his control. If this equipment does cause interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures. All of these responsibilities and any others not mentioned are exclusively at the expense of the user.

- 1. Change in orientation of the receiving device antenna.
- 2. Change in orientation of the equipment.
- 3. Change in location of equipment.
- 4. Change in equipment power source.

If these attempts are unsuccessful, install one or all of the following devices:

- 1. Line isolation transformers
- 2. Line filters
- 3. Electro-magnetic shielding

If necessary, the user should consult the dealer, NEC, or an experienced radio/television technician for additional suggestions. The user may find the following booklet prepared by the Federal Communications Commission to be helpful: "How to Identify and Resolve Radio-TV Interference Problems." This booklet is available from the U.S. Government Printing Office, Washington, D.C. 20402, Stock No. 004-000-00345-4.

"Note: The operator of a computing device may be required to stop operating his device upon finding that the device is causing harmful interference and it is in the public interest to stop operation until the interference problem has been corrected."



Contents

Chapter 1 General Description	Page
1.1 PRINCIPAL FEATURES	1-1
1.2 MODELS	1-2
1.3 DISK UNIT/MODULE ORGANIZATION 1.3.1 Sealed Module 1.3.2 Printed Circuit Board	1-5
1.4 POWER SUPPLY	1-7
1.5 ENVIRONMENTAL/FUNCTIONAL CHARACTERISTICS 1.5.1 Environmental Considerations 1.5.2 Dimension/Weight 1.5.3 Interface/Interlock Cabling 1.5.4 DKU Functional Characteristics	1-8
Chapter 2 PCB Structure/Functionality	
 2.1 DISK ADAPTER PCB 2.1.1 Disk Adapter Operational Modes 2.1.2 Disk Adapter Functional Capabilities 2.1.2.1 Direct Memory Access Controller (DMAC) 	2-1 2-1 2-4
Data Transfers 2.1.2.2 Error Detect Logic 2.1.2.3 FMT Interface Logic 2.1.2.4 Interrupt	2-4 2-4 2-5 2-10
2.1.2.5 I/O Decoder 2.1.2.6 Main Bus Controller	2-10 2-10 2-10
2.1.2.7 Main Processor Interrupts (INT) From APC 2.1.2.8 Memory Buffer	2-11 2-11
2.1.3 Programming Considerations	2-11 2-12
2.1.3.1 FMT I/O and Processor Memory Accessability 2.1.3.2 I/O Commands	2-12 2-13

Contents (cont'd)

2.2 FMT DISK DRIVE CONTROLLER	2-16
2.2.1 FMT PCB Disk Operation	2-18
2.2.2 Firmware Overview	2-19
2.2.2.1 Firmware Characteristics	2-19
2.2.2.2 Firmware Operational Overview	2-23
2.2.2.3 Firmware Start Up	2-23
2.2.2.4 Firmware Functional Notations	2-25
2.2.3 Command Functional Overview	2-40
2.2.3.1 Check Command	2-41
2.2.3.2 Read Data Command	2-41
2.2.3.3 Read ID	2-43
2.2.3.4 Recalibrate	2-44
2.2.3.5 Write Data	2-44
2.2.3.6 Write ID	2-45
2.2.3.7 Seek	2-45
2.2.3.8 Sense Interrupt Status	2-46
2.2.3.9 Sense Unit Status	2-46
Chapter 3 Disk Drive Assembly	
3.1 PHYSICAL/FUNCTIONAL ORGANIZATION	3-2
3.2 ENVIRONMENTAL CONSIDERATIONS AND	
FUNCTIONAL SPECIFICATIONS	3-5
3.3 ADDRESS/POWER/TERMINATOR CONNNECTOR	
CONSIDERATIONS	3-5
3.4 INTERFACE LOGIC CIRCUITS	3-5
3.5 INTERFACE CABLING CONSIDERATIONS	3-6
3.6 INTERFACE SIGNAL FUNCTIONS	3-8
3.7 DATA RECORD FORMAT	3-10
3.8 PCB REMOVAL/REPLACEMENT AND ELECTRICAL	
ADJUSTMENTS	3-11
3.8.1 PCB Removal/Replacement	3-11
3.8.2 Electrical Adjustments	3-12

Page

List of Illustrations

Figure	Title	Page
1-1	Typical APC System Configuration	1-2
1-2	Multidisk Module (Disk Drive Assembly	1-2
1-3	Arc Stand-Alone/Expansion DKU Functional	
1-4	Block Diagram	1-4
2-1	APC Disk Module (Major Components)	1-6
2-2	Disk Adapter Functional Block Diagram	2-2
2-3	Buffer Control Block	2-4
2-4	Typical Driver/Receiver Circuit.	2-5
2-5	Interface Signals (Adapter to FMI)	2-6
2-6	FMT Interface Timing.	2-9
2-7	DMA Access Riming	2-9
2-8	3302 FMT Block Diagram	2-17
2-9	FM7 PCB Physical Configuration	2-18
2-10	Firmware Hardware Interface	2-19
2-10	Command Set	2-24
2-12	Receive Result Status	2-24
2-12	FMT Firmware Flowchart	2-27
2-13	Sector Map (Disk)	2-28
2-14	Record/ write Command Timing	2-29
2-15	Seek/ Recalibrate Timing	2-29
2-17	Sense Interrupt Timing	2-30
3-1	Sense Unit Status Timing	2-30
3-2	Arc Disk Module (Exploded View)	3-3
3-3	I Unctional Block Diagram	3-4
3-4	Terminator/Address Plug Layout	3-6
	Typical Interface Logic Circuit	3-7
3-5	Interface Cable Connector/Pin Assignment	3-7
3-6	PCB Disassembly/Assembly (Disk Drive)	3-11

List of Tables

Table	Title	Page
1.1	Functional Characteristics	1-9
1-1	Interface Connector Signal Pin Assignment	2-6
2-1	FMT Control Line Register Select/Function	2-10
2-2	FMT Control Line Register Select/Tulletion	2-13
2-3	I/O Commands (DMA)*	2-14
2-4	I/O Command (HDC/FMT)	2-14
2-5	I/O Command (Reset/IWT)	2002.000
2-6	Read INT/HDEX I/O Command*	2-15
2-7	INT Mask Set I/O Commands	2-15
2-8	FMT I/O Read/Write (Status) Commands	2-20
	FMT I/O Commands (Read/Write)	2-20
2-9	IRO Write	2-21
2-10	IRO write	2-22
2-11	IRO Read	2-31
2-12	Commands/Status Results	2-35
2-13	Parameters	1.000 1.000
2-14	(STR) Status Register	2-36
2-15	(EST) Error Status	2-37
	(IST) Interrupt Status	2-38
2-16	(US1) Unit Status 1	2-39
2-17		2-40
2-18	(US2) Unit Status 2	



Preface

This manual is written for those who desire an understanding of the Disk Unit (DKU) operations; not only as an external storage device in an APC system configuration, but also its operations within an APC control unit. This information includes the functional capabilities of the DKU, as well as, the status information sent to the APC control unit for interrogation and processing of data and I/O commands. The manual also describes the principal features of the DKU, the applicable environmental considerations, the physical and functional capabilities of the major Printed Circuit Boards (PCB), and the disk drive assembly itself. Maintenance and installation information are mentioned on an as needed basis, only. This type of information is provided in the APC Maintenance Guide and the Hard Disk Subsystem Installation Guide.





Chapter 1



General Description

The APC disk subsystem is used as an external storage device in an APC system (see Figure 1-1). It comes as a stand-alone Disk Unit (DKU), model APC-H26, and an expansion DKU, model APC-H27. The stand-alone DKU is also referred to as the master and the expansion unit as the slave. Each model provides a disk storage capacity of approximately 10 Megabytes (MB) of formatted data. When installed together they provide an overall storage capacity of approximately 20 MBs. Included in each model is a sealed multidisk module designed to improve the operational reliability by minimizing contaminents on the recording surface (see Figure 1-2). Operational reliability is further improved with the use of magnetic heads with NEC Large Scale Integration (LSI) circuits designed to enhance the weakest signals.

The model APC—H26 contains the interface and control logic for the stand-alone and the expansion DKUs on a single Printed Circuit Board (PCB), called the 3302 Format (FMT) control PCB. Both the stand-alone and expansion DKUs contain their respective disk drive electronics.

The APC control unit houses a disk controller, called, the Disk Adapter PCB. This adapter connnects directly with the 3302 FMT PCB in the stand-alone DKU (see Figure 1-3), and contains the interface logic to support the appropriate APC system configuration.

1.1 PRINCIPAL FEATURES


The APC Disk Units (DKU) are compact, fast-access data storage devices designed for use with an APC system. Data is stored on 5.25 inch metal-oxide-coated disks that are mounted on a common rotating spindle and, along with the Read/Write (R/W) heads, are housed in an air-tight, sealed module. This arrangement assures maintenance-free operation, negating maintenance checks. The metal oxide coated disks are also known as platters. Both models contain four 2-sided disks; each disk surface is equipped with a pair of Winchester type magnetic R/W heads. The R/W heads are supplied as standard equipment and are structured on a swing out mechanism driven by a stepping motor assembly. All heads incorporate a preamplifier to improve read data signal-to-noise ratio.

Depending on the disk configuration, that is, a stand-alone only or a stand-alone and an expansion disk unit, the disk system is capable of storing approximately 10 or 20 MBs of formatted data at a maximum recording density of 7480 bits per inch. The recording method used is the Modified Frequency Modulation (MFM) technique, and the data transfer rate is 500 KBytes per second.

1.2 MODELS

The model disk units currently available for the APC are listed below and are briefly described in the preceding text. A more detailed description is provided in subsequent chapters.

Model APC-H26 Stand-alone DKU (Master Unit).



Model APC-H27 Expansion DKU (Slave Unit).

Figure 1-1 Typical APC System Configuration




Figure 1-2 Multidisk Module (Disk Drive Assembly)

1

General Description




Figure 1-3 APC Stand-Alone/Expansion DKU Functional Block Diagram

1.3 DISK UNIT/MODULE ORGANIZATION

Figure 1-4 shows the physical layout of the major disk drive components contained in the sealed module within the APC Disk Unit (DKU). They are briefly described below. The associated DKU cabinetry and related components are described in subsequent chapters.

1.3.1 Sealed Module

The sealed module contains a sealing type metal cover, spindle, four 5.25 inch platters, eight Winchester type R/W heads, interface and control logic PCB, and other related components shown in the illustration and described in subsequent sections.

The metal cover seals the module against contaminents from the surrounding environment, and maintains constant filtered air flow through the module. Because the interior is sealed from the environment and kept clean by a circulatory air flow, the APC DKU is assured of stable operation under ordinary office conditions.

CAUTION

The cover is normally installed at the factory and should never be removed in the field. When the DKU is defective, return it to the local branch office for service.

The spindle supports and drives the four platters and is driven by a 115 Vac constant drive motor.

The 5.25 inch platters are two-sided magnetic disks that permit the use of Winchester type read and write heads over each surface, resulting in the high storage capabilities in each DKU. That is, each 5.25 inch disk surface has a track density of 220 tracks per inch, resulting in a maximum recording density of 7480 bits per inch. The number of sectors per track is 26 assuming formatted data. When storage is unformatted, the storage capacity and number of sectors are variable up to a maximum storage capacity of approximately 12 MBs. Additional information is provided in subsequent sections. General Description




Figure 1-4 APC Disk Module (Major Components)

Winchester type R/W heads are supported by a swing-arm mechanism which is driven by a 5-phase stepping motor. This arrangement reduces the seek time to less than 2 ms.

1.3.2 Printed Circuit Boards (PCBs)

The following printed circuit boards are used in the respective APC control unit or DKU as indicated. Functional and cabling information for each PCB is provided in subsequent chapters.

1. APC Control Unit - G9SNC Disk Adapter (136-432222-B).

- 2. Stand-alone DKU 3302 FMT PCB (808-863492-201-A).
 - -G9NXT Disk Drive Package (134-835090).
 - -G9QKR VFO PCB (134-835122-0).
 - -Power Supply (808-863492-201-A).
- 3. Expansion DKU G9NXT Disk Drive Package (134-835090).
 - -G90KR VFO PCB (134-835122-0).
 - -Power Supply (808-863492-201-A).

1.4 POWER SUPPLY

The 115 Vac, 50/60 Hz input power to the power supply simultaneously starts the power supply and fan. The power supply converts the ac input into regulated dc outputs of +5 and +24 Vdc and distributes the dc voltage throughout the DKU.

Ac input power to the DKU(s) is interlocked with the ac input power in the APC control unit. This makes the APC on/off switch the common power on/off element to all the DKU attachments, as well as, the APC control unit. Hence, the DKU attachments are turned on when the APC control unit is turned on, and are turned off when the APC control unit is turned off.

1.5 ENVIRONMENTAL/FUNCTIONAL CHARACTERISTICS

This section provides the environmental and functional characteristics for the Hard Disk Unit (DKU). This includes the environmental considerations, dimensions, weight, cabling, and an overview of the DKU functional characteristics.

1.5.1 Environmental Considerations

The environmental considerations are as follows:

1. Humidity (Noncondensing)10% to 80%2. Operating Temperature50° to 90° F3. Vibration (Operating)Less than 0.5 G

1.5.2 Dimension/Weight

The dimensions and weight for the APC DKU are as follows.

1. Depth 15.20 inches (380 mm) 2. Height 7.00 inches (175 mm) 3. Width 10.00 inches (250 mm) 4. Weight 25.30 lbs (11.5 Kg)

1.5.3 Interface/Interlock Cabling

Two interface cables and an ac interlock cable, described below, are required to connect the stand-alone DKU to the APC control unit and, when used, the expansion unit to the stand-alone unit. Further cabling information is provided in the APC-H26/-H27 Hard Disk Subsystem Installation Guide.

- 1. Interface Cables
 - a. Model APC-H26 Stand-alone DKU-The interface cable comes attached to the stand-alone DKU, is approximately 4.96 feet in length, and connects to the APC control unit.
 - b. Model APC-H27 expansion DKU-The interface cable comes attached to the expansion DKU, is approximately 1.65 feet in length, and connects to the stand-alone DKU.
- 2. Ac Interlock Cable

a. Length – between the APC control unit and	
stand-alone DKU.	4.96 feet
- between the stand-alone DKU and	
the expansion DKU	1.65 feet
b. Part Numbers	
Ac interlock cables	
APC-H26	808-863492-207-A
APC-H27	808-863492-208-A

Ac power supply cables APC-H26 APC-H27

808-863492-209-A 808-863492-210-A

1.5.4 DKU Functional Characteristics

The DKU functional characteristics, summarized in Table 1-1, are estimated at 256 bytes/sector times 26 sectors/track.

General Description

1.107D

Table 1.	1 Funct	ional Chara	acteristics
----------	---------	-------------	-------------


FUNCTION	SPECIFICATION			
1. Access Time	A State of the second s			
a. Average seek time	120 msec			
b. Maximum seek time	360 msec			
c. Minimum seek time	2 msec			
d. Settling time				
d. Setting time	15 msec			
2. Data Transfer Rate	500 Kbytes			
3. Disk (Platter) Configuration				
a. Cylinders	181 Total			
•	174 Data CYL			
	6 Spare CYL			
	1 DIAG, CYL			
b. Heads (Read/Write)	BIAG. CIL			
c. Platters	U U			
c. Tratters	4 (2 sides each)			
4. Power-115 Vac input, 50/60 Hz	±10%, 1.0A			
a. +5 Vdc (output)	±5%, 1.8A (with VFO)			
b. +24 Vdc (output)	±10%, 1.2A (average			
	2.2A (starting)			
	2.2A (starting)			
5. Recording Density				
a. Bit density	7480 BPI			
b. Track density	220 TPI			
6. Recording Format	MFM			
7. Reliability	State State State			
a. MTBF	10 000 Pawar an Haum			
b. Error Rate	10,000 Power on Hours			
Non-Recoverable	1 1012			
Recoverable	1 per 10 ¹²			
Seek errors	1 per 10 ¹⁰			
• Seek errors	1 per 10 ⁶			
8. Rotational Speed	3600 RPM			
9. Start/Stop Time	Less than 10 sec			
10. Storage Capacity				
a. Formatted	9.27 MB			
Bytes/Cylinder	53,248			
Bytes/Track	6,656			
b. Unformatted	12.0 MB			
or ontormatted	12.0 MB			

1.6 TYPICAL DISK DRIVE READ/WRITE OPERATION

To write data on a disk (platter) the FMT controller, described in Chapter 2, converts 8-bit parallel data characters from the APC control unit (see Figure 1-3) into bit-by-bit serial data characters. The disk drive electronics (see Chapter 3) accepts the serial data from the FMT controller and gates it to the disk drive assembly where it is written, bit-by-bit, into the designated sector (or sectors) on the selected platter. A read operation fetches bit-by-bit serial data to the FMT controller where it is converted back to 8 bit parallel data characters for transmission to the APC control unit.



Chapter 2



PCB Structure/Functionality

This chapter provides the structural characteristics for the two major DKU PCBs used in an APC system configuration (see Figures 1-1 and 1-3), and includes a brief description of their functional capabilities. The two major PCBs are as follows.

- G9SNC Disk Adapter (Disk Controller) PCB
- 3302 Format (FMT) Control PCB

2.1 DISK ADAPTER PCB

The disk adapter provides the interface and control logic between the APC control unit and the associated DKU attachments (see Figure 1-3). It contains the FMT interface logic and connector, resides in the APC control unit, and consists of the following logic components (see Figure 2-1).

- 8237 DMAC
- 8K Byte Static RAM
- RS422 Formatter Interface

The disk adapter fits into any blank slot in the card cage (mother board) within the APC control unit, and provides the following logic circuits.

- DMA Control Logic
- Error Detect Logic
- FMT Interface Logic
- Interrupt Logic

- I/O Decoder
- Main Bus Control
- Memory Buffer

2.1.1 Disk Adapter Operational Modes

Functionally the disk operates in two modes.

- a. Internal Bus Mode
- b. Main Bus Mode

A DISK ADAPTER/DKU BLOCK DIAGRAM






Figure 2-1 Disk Adapter Functional Block Diagram

B

DISK ADAPTER BUS CONTROL (LS245)





The internal bus mode performs the read and write operations from the external disk drive through the Format (FMT) control PCB. This mode commences when a disk command is sent to the FMT PCB. Data transfers between the memory buffer in the disk adapter and the FMT PCB in the DKU are completely separated from the main bus in the adapter and operate within the internal bus. Access to the memory buffer, transmission of I/O instructions to the DMA controller and to the FMT PCB are inhibited.

The main access mode accesses data from the RAM in the Disk Adapter.

2.1.2 Disk Adapter Functional Capabilities


This section briefly describes the functional capabilities of the Disk Adapter logic circuits, listed earlier, and shown in the functional block diagram in Figures 2-1 and 2-2.


2.1.2.1 DIRECT MEMORY ACCESS CONTROLLER (DMAC DATA TRANSFERS)

DMAC data transfers between the FMT interface and the memory buffer, in demand or single mode, are performed through channel 1 of the DMA controller. In addition, access to the memory buffer and execution of I/O instructions for the DMA controller and FMT interface are inhibited. These operations are detected as errors. All other channels are not used and memory to memory transfers are disallowed.

2.1.2.2 ERROR DETECT LOGIC

The error detect logic monitors the DMAC logic for any possible errors. The error status is sent to the interrupt logic for transmission to the APC control unit where the error status is acted upon accordingly.





2.1.2.3 DISK ADAPTER FMT INTERFACE LOGIC


The FMT Interface logic within the disk adapter provides the communication link between the disk adapter, specifically the DMA controller, and the FMT PCB. It is connected directly to the format control PCB (3302 FMT) in the DKU (Model APC H-26), and controls the data format to the disk drive.

Figures 2-3 and 2-4 show the electrical circuit for the RS422 interface, and Table 2-1 lists the the signal-to-pin assignment for the interface connector. In addition, Figures 2-5 and 2-6 show the timing diagrams for the FMT interface and a DMA access operation.


The FMT PCB is seen as an I/O port to the main processor in the APC control unit. This I/O port has three registers, IR0, IR2, and IR3 that are selected by the FMT control lines, and the appropriate register function is also enabled as shown in Table 2-2.

The IR0 register controls the information for an FMT operation.

The IR2 and IR3 registers correspond to the command/status register and parameter/result registers, respectively. For further details refer to FMT in Section 2.2.



DATA TRANSFER LINE FORMS A DIFFERENTIAL TRANSMITTING AND RECEIVING CIRCUIT.






Figure 2-4 Interface Signals (Adapter to FMI)

Table 2-1	Interface	Connector	Signal	Pin	Assignment	
-----------	-----------	-----------	--------	-----	------------	--

PIN NO.	IROS-H (*1)	POLARITY	DIRECTION
1 26	GND		
2 27	IOW-H IOW-L	August with	-
3 28	IOR-H IOR-L	-	-
4 29	HDCS-H HDCS-L	-	-


PIN NO.	IROS-H (*1)	POLARITY	DIRECTION
5 30	TC-H TC-L	-	-
6 31	IROS-H (*1) IROS-L	-	-
7 32	GND	19. 19. 20	
8 33	AO-H AO-L	-	-
9 34	RESET-H RESET-L	-	-
10 35	DACK-H (*2) DACK-L	-	-
11 36			
12 37	GND		
13 38	DB7-H DB7-L	+	-
14 39	DB6-H DB6-L	+	-
15 40	DB5-H DB5-L	+	- -
16 41	DB4-H DB4-L	+	=
17 42	DB3-H DB3-L	+	=

Table 2-1 Interface Connector Signal Pin Assignment

PCB/Structure Functionality

PIN NO.	IROS-H (*1)	POLARITY	DIRECTION
18 43	DB2-H DB2-L	+	- -
19 44	DB1-H DB1-L	+	-
20 45	DB0-H DB0-L	+	-
21 46			A STATE
22 47		Mar W.	Part Part
23 48	DRQ-H DRQ-L	+	-
24 49	HINT-H HINT-L	-	-
25 50			

Table 2-1 Interface Connector Signal Pin Assignment



	FMT CONTROL LINES								
REGISTER SELECT	HARD DISK CONTROLLER (HDC)	REGISTER ADDRESS (AD)	READ STROBE (IOR)	WRITE STROBE (IOW)	IR0 SELECT (IROS)	FUNCTION			
IR3 READ	0	1	0	1	1	Result Status			
IR3 WRITE	0	1	1	0	1	Parameter			
IR2 READ	0	0	0	1	1	Status Reg.			
IR2 WRITE	0	0	1	0	1	Command Reg.			
IR2 READ	0	1	0	1	0	Info. Line			
IR0 WRITE	0	1	1	0	0	Info. Line			

Table 2-2 FMT Control Line Register Select/Function

0 — Designates active state of selected signal or register. For example, HDC = 0 and IOR (Read Strobe) =
 0, HDC (FMTC) selected and Interrupt Register 3 (IR3 Read) addressed to read the result status.

2.1.2.4 INTERRUPT LOGIC

The interrupt logic processes FMT commands, DMA operations and the current error status for transmission to the APC control unit.

2.1.2.5 I/O DECODER

The I/O decoder monitors the bus controller (LS245) for I/O commands. The resulting command is returned to the bus controller for the appropriate action.

2.1.2.6 MAIN BUS CONTROLLER

The main bus controller (LS245) processes information from or to the internal bus (see Figure 2-1), the main bus in the APC control unit, the I/O decoder, address decoder, memory buffer and the FMT interface.

Two Programmable Array Logic (PAL), also known as the Programmable Logic Array (PLA), chips are used to decode I/O instructions from the main processor in the APC control unit and to control the bus interface.

2.1.2.7 MAIN PROCESSOR INTERRUPTS (INT) FROM THE APC

Interrupts to the main processor in the APC control unit are ORed with a mask designator through channel 14 in the disk adapter. Individual masking is possible with each interrupt. I/O instructions for read interrupt commands are incorporated prior to masking.

Interrupts

- DMIN This interrupt occurs when a DMA data transfer between the FMT and the memory buffer is finished in a specified number of counts.
- HDIN This interrupt designates the completion of a command to the FMT (HDIN = LV2 = CE + SRQ).
- MDER—Denotes error, signifying a memory access operation to the memory buffer from the APC control unit during a DMA operation.
- HDER Denotes an error when a command is issued to HDC during an FMT command (The HDC is called the Hard Disk controller which is another name for the FMT controller described in Section 2.2).

2.1.2.8 MEMORY BUFFER

Memory is an 8K buffer that consists of four NEC 4016-3 $2K \times 8$ bit static RAMs. In the main access mode the buffer is composed of odd and even numbered blocks and is common to the APC control unit. Address assignment is fixed at AC002 to AFFFF.

Under internal mode, the memory address is continuously assigned.

Data transfer between the buffer and FMT interface is controlled by the DMA controller. Access from the APC control unit is prohibited. If accessed by the APC control unit an error is flagged.

2.1.3 Programming Considerations

The programming considerations consist of a working knowledge of the main (APC) processors ability to access the DMA controller, memory buffer, interrupt registers and other related logic circuits in the disk adapter and HDC (or FMT controller).

Included in the programming considerations are the I/O address functions and bit maps, summarized in Section 2.1.3.2, all I/O byte operations to the main processor, and the word or byte formats to access the memory buffer. The following sections briefly describe the above operations and include additional operations, the knowledge of which, is recommended for successful programming of the HDC.

2.1.3.1 FMT I/O AND PROCESSOR MEMORY ACCESSIBILITY

In an HDC R/W data operation, during a DMA data transfer cycle, I/O and memory access operations from the main processor are not allowed. This action is because the disk adapter and main processor are not in sync with each other. Error detection logic is included to flag the respective HDC operation as an I/O access error (HDER) to the HDC, or a DMA memory access error (MAER) within the adapter. The following briefly describes the above error conditions and provides additional FMT/DMA operations.

1. FMT Complete Confirmation (Read Status)

A read status register operation during an HDC operation generates an HDER error. To avoid this, completion of an FMT operation must be verified as follows.

- With a read interrupt from the FMT.
- Confirmation of an on-going HDC operation with a HDEX flag. This flag is set with a write command to FMT and is cleared by a seek Command End (CEL or CEH) or a Sense Interrupt Status Request (SRQ) command from the FMT.
- 2. FMT Operation Without a DMA Operation (for example, Seek Command).
 - Memory buffer accessability and I/O command operation to the DMAC allowed.
 - FMT I/O command allowed.
 - HDER generated with an I/O write command.
- 3. HDER Generation
 - Issuance of a DMAC/FMT I/O command during a DMA data transfer.
 - A command sent to the HDC before the HDC completes an operation.
- 4. MAER Generation—Access to memory buffer during a DMA data transfer operation.

2.1.3.2 I/O COMMANDS

This section categorizes the I/O commands and provides the appropriate commands, codes and other related information in Tables 2-3 through 2-7. Included are notes that briefly describe the operation and purpose of each command and related function.

CATE-	I/O COMM	AND	DATA FIELD (HIGH BYTE)								
GORY	NAME	ADDRESS	D15	D14	D13	D12	D11	D10	D9	D8	FUNCTION
DMA Note 1	CHANNEL 1 DMA ADR. L DMA ADR. H DMA Count. L DMA Count. H Status Write CMD Register Request Single Mask Mode Register Clear F/F	A3 A3 93 93 93 A9 A9 99 AB 98 AD	A7 A15 C7 C15 R03 KS —	A6 A14 C6 C14 R02	A5 A13 C5 C13 R01 WS -	A4 A12 C4 C12	A3 A11 C3 C11 TC3 TM —	A2 A10 C2 C10 TC2 LE RE	A1 A9 C1 C9 TC1 AH CSI CSI	A0 A8 C0 C8 TC0 MM CS0 CS0	Read/Write (Note 3) Read (Note 2) Write Write Write Write Write
	TEMP. Register	9D	D7	D6	D5	D4	D3	D2	DI	D0	Read
	Master Clear	9D	14.14								Write
	All Make	9F			* *		MB3	MB2	MB1	MB0	Write

Table 2-3 I/O Commands (DMA)*

* See (8237) DMA LSI Functional Specifications for details.

NOTES:

- 1. All unused channels (CH) except CH1 must be masked.
- 2. Data for command register is set to all zeroes.
- 3. DMA address bits, A15 and A14, are ignored if memory buffer is 16 KB or less.

CATE-	I/O COM	IMAND	DATA FIELD (LOW BYTE)								
GORY	NAME	ADDRESS	D7	D6	D5	D4	D3	D2	DI	D0	FUNCTION
HDC (3302 FMT)	Result Status	A0	D7	D6	D5	D4	D3	D2	D1	D0	Read (R)
	Parameter	A0	D7	D6	D5	D4	D3	D2	DI	D0	Write (W)
	Status	92	СВ	CEH	CEL	SRQ	RBQ	IER	NCI	DBQ	Read (R)
	Write CMD	92	CC4	CC3	CC2	CC1	CC0	UA2	UA1	UA0	Write (W)
3302 FMT	Interface Register (IR)0	A2	-	СВ	DACK	-	-	CE	LV2	SRQ	Read (R)
(Notes)	IR0	A2	INTI	CLDB	RSTR	CLCE	0	EOP	0	HSR0	Write (W)

Table 2-4 I/O Command (HDC/FMT)

NOTES:

1. See 3302 FMT firmware functional specifications for detail. The FMT has the equivalent HDC I/O commands installed.

2. During a DMA operation an HDER is generated when the 3302 FMT is accessed with the execution of a format control operation.

3. LV2 interrupt bit for an IR0 read is the same as the HDIN interrupt bit for a read INT. command.

CATE-	an Changer		DATA FIELD (LOW BYTE)						1210 2012		
GORY	NAME	ADDRESS	D7	D6	D5	D4	D3	D2	DI	D0	FUNCTION
Reset (Note 1)	H/W Reset (RST)	94							1		RST Write (W)
INT	INT Reset	96					HDER	MAER	DMIN		RST Read (R)
Note 2	INI/HDEX	96			HDEX	HDER	MAER	DMIN	HDIN		Read (R)
	INI Mask Set	98		10 100			IDER	DMIN	HDIN		Set INT MSK

Table 2-5 I/O Command (RESET/INT)

NOTES:

1. H/W RESET command resets the hardware.

2. Interrupt RESET command data bus bit assignment.

CT A THE

DATA BUS

DIT

DESCRIPTION

DII	SIAIUS	
D0	DMIN	Interrupt reset by TC during DMA.
D1	MAER	Reset memory access error.
D2	HDER	Reset I/O command timing error.

DA	TA BUS	
BIT	STATUS	DESCRIPTION
D0	x	Don't care
D1	HDIN	HDC Interrupt
D2	DMIN	TC Interrupt in DMA
D3	MAER	Memory Access Error
D4	HDER	I/O Timing Error
D5	HDEX	HDC In Operation (Note)

Table 2-6 Read INT/HDEX Command*

* The read INT/HDEX I/O command is used to sense an interrupt and an HDC execution.

NOTE:

The HDEX flag is set when an FMT command write is issued, and reset by an HDC interrupt command complete (CEL, CEH, or SRQ) signal.

Table 2-7	INT Mask	Set I/O	Commands
-----------	----------	---------	----------

DA	TA BUS	
BIT	STATUS	DESCRIPTION
DI	HDIN	HDC Interrupt Mask
D2	DMIN	DMA TC Interrupt Mask
D3	IOER	MAER and HDER Mask

NOTES:


Set mask logic "0" (logic "1" nonmask).
 All mask set at initial reset time.

2.2 3302 FMT DISK DRIVE CONTROLLER

The 3302 FMT disk drive controller, also called the Hard Disk Controller (HDC) or FMT PCB, resides in the model APC-H26 stand-alone DKU and provides the interface and control signals to the disk drive assembly within the stand-alone DKU and the disk adapter in the APC control unit (see Figure 2-7). Also, the FMT PCB provides the interface to the disk drive in the expansion DKU when included in the system. The physical dimensions and attached interface and power connector placements for the FMT PCB are shown in Figure 2-8. The 3302 FMT controller is composed of four sandwiched layers, including the signal ground and dc power plains. The major logic elements are as follows.

- Z80 compatible microprocessor (µPD780).
- 8K RAM of local memory.
- 2K ROM for disk drive firmware.
- D8237 DMA controller that interfaces with the disk adapter, local memory and the disk drive.
- D8255AC Programmable I/O device designed to control the transmission of the disk drive status, the device address/head address, and the step pulse for a seek operation.
- μPD3302 disk control LSI which is controlled by a subcommand sequencer. It (LSI) is intended to perform a serialize/deserialize operation on data to or from the disk drive and to modulate/demoduolate the MFM recorded data.
- 8065 BEP LSI intended to perform polynomial functions and to generate correctable 1 bit burst type errors.

PCB/Structure Functionality



DPB: DISK PROCESSOR BLOCK HIB: HOST INTERFACE BLOCK SCB: SUBCOMMAND BLOCK

Figure 2-7 FMT Block Diagram

2-17




Figure 2-8 FMT PCB Physical Configuration

2.1.1 FMT Disk Operations

This section summarizes the functional capabilities of the FMT PCB operations. A more detailed description of each operation is provided in subsequent sections.

- 1. Performs seek operations to read or write data on a disk by moving the arm assembly (Read/Write heads) to the specified disk address.
- 2. Recalibrates the disk at head zero, cylinder zero.
- 3. Performs a read address seek operation to the specified disk address for transmission of the address to main memory.
- 4. Reads up to one cylinder of data from the DKU for transmission to main memory.
- 5. Writes up to one cylinder of main memory data into the DKU.
- 6. Verifies the transmission of up to a cylinder of data by checking the CHECK BYTE.

2.2.2 Firmware Overview

This section briefly describes the firmware characteristics and summarizes the firmware operation.

2.2.2.1 FIRMWARE CHARACTERISTICS

Firmware for the FMT PCB resides in the Z80 microprocessor, also called the Central Processing Unit (CPU), and provides the control procedures for all read/ write and seek operations to the disk drive. It performs these procedures by decoding the main processor I/O instructions from the APC disk adapter. Firmware visibility with the adapter is provided by three registers; IR0, IR2, and IR3, all of which, reside on the FMT PCB (see Figure 2-9 and Table 2-2).

The transfer of data to form the command status and parameter/result status between the adapter and FMT is performed in the IR2 and IR3 registers (see Table 2-8). That is, initially, a disk command and its parameters are set in the IR2 and IR3 registers with an I/O command. The FMT firmware is then started and the data is stored in local memory. The Z80 CPU accepts and executes the I/O command. On completion the status is set in the IR2 and IR3 registers where they are sent to the main memory processor through the disk adapter. The IR0 register is used with firmware to set the command and receive the status (see Tables 2-9 through 2-11). The quantity of data transferred from or to the disk adapter corresponds to the number of sectors specified in the parameter.




Figure 2-9 Firmware Hardware Interface

FMT COMMAND	R/W	I/O ADDRESS	3302 FMT
Result Status Read	R	AO	IR3 Read
Parameter Write	w	AO	IR3 Write
Status Read	R	92	IR2 Read
Command Write	w	92	IR2 Write

Table 2-8 FMT I/O Read/Write (Status) Commands

Table 2-9 FMT I/O Commands (RD/WR)

		I/0		D	ATA	BUS	(LO)	W PA	RT)	
COMMAND	R/W	ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
IR0 Read	R	A2	I A	C B	D A C K H	-	-	C E	L V 2	S R Q
IR0 Write	w	A2	I N T I	C L D B	R S T R	C L C E	0	E O P	0	H S R Q

DATA	NAME	DESCRIPTION	REMARKS
D0	HSRQ	SRQ interrupt mask	
D1	0	Must be zero	
D2	EOP	Notifies completion of the access to IR2/IR3 in the command set or sta- tus receive procedure	After setting this bit, procedure completes 2 more accesses to IR2/IR3.
D3	0	Must be zero	
D4	CLCE	Interrupt LV2 reset	
D5	RSTR	Request start of the result status receiving procedure.	
D6	CLDB	Request start of disk command set procedure.	
D7	Initialize	Reset for 3302 FMT. Set 'ON', next 'OFF'. This signal must be more than 2μ sec.	AUX command corresponds to RST.

Table 2-10 IR0 Write

PCB/Structure Functionality

DATA	NAME	DESCRIPTION	REMARKS
D0	SRQ	Seek end, equipment check, ready change: '1' Issue of sense interrupt request command requested. HSRQ mask- ing constitutes a factor in the generation of LV2.	The same as bit 4 of STR (IR2, read)
D1	LV2	Interrupt signal	LV2 = HDIN = CE + SRQ•HSRQ
D2	CE	End of disk command: '1' Next command setting or CLCE setting: '0' LV2 interrupt factor.	CE = CEL + CEH corresponds to bit 6 (CEH) and bit 5 (CEL) of STR.
D3	-	Don't care	
D4	-	Don't care	
D5	DACKH	'1': CLDB disk com- mand setting mode and RSTR result status receiving mode are started and internal DMA is started for data transfer via IR3 register.	'1' is given on the com- mand run of read/write data also.
D6	CB	Formatter busy.	The same as bit 8 of STR.
D7	-	Don't care	

Table 2-11 IR0 Read

2.2.2.2 FIRMWARE OPERATIONAL OVERVIEW

There are six operational phases performed by internal firmware. They consist of a Seek Command phase, an Idle phase, a Clear Data Buffer (CLDB) phase, a Run phase, a Control End (CE) phase, and a Result Status Read (RSTR) phase. Each is briefly described below.

- 1. Seek Command Denotes a seek operation occurred in the idle state and sets LV2 (SRQ) interrupt (usually at end of seek).
- 2. Idle phase Waits for, accepts, and processes seek commands and associated command parameters.
- CLDB phase —Stores the command and command parameters and sequence steps for the next phase.
- 4. Run phase Executes the command, processes the applicable data, and sets the LV2 (CE) interrupt at the end of the command cycle.
- Control End (CE)—Status read into IR0/IR2. phase
- 6. Result Status Result status read into IR3. Read (RSTR)

2.2.2.3 FIRMWARE START UP

The FMT firmware start up procedure is the same as that for the Hard Disk Controller (HDC) LSI. However, the start up I/O instruction to set the command and receive the status differ somewhat, and must be performed as shown in Figures 2-10 and 2-11 and described below.

- 1. Command Set
 - a. Check Status Register for Controller Busy (CB).
 - If busy, wait.
 - If not busy continue with step b.
 - b. Initiate Clear Data Buffer (CLDB) command through the auxiliary command register.
 - c. Check status register for DACKH signal being on.
 - If on, continue with step d.
 - If off, wait.
 - d. Send first parameter to Data Buffer Register.
 - e. Send each additional parameter, one after the other to the data buffer register. There is a minimum of 2 between transfers.

- f. Before sending the last parameter, initiate an End of Process (EOP) command through the auxiliary command register.
- g. After last parameter is sent, send command to the command register.
- h. Check Status Register for DACKH to be off.
- i. When DACKH is off, The Central Processing Unit (CPU) can perform other operations, because HDC will signal when it is completed by sending an interrupt.






Figure 2-10 Command Set



*2 HDIN = LV2 = CE + SRQ*HSRQ



- 2. Receive Result Status
 - a. Wait for interrupt to occur.
 - b. Read interrupt register to determine what type of interrupt occurred.
 - c. If an HDC interrupt has occurred, read the status register.
 - d. If status/command indicates that it is necessary to read the request Result Status Read (RSTR) command through the auxiliary command register.
 - e. Check status to see if DACKH is on.
 - If on, continue with step b.
 - If off, wait.
 - f. Continue to read additional status, one after the other, as the command requires. A minimum of 2 is required between transfers.
 - g. After last parameter is read, check status register for DACKH signal to be off. Indicates that the procedure is completed.
 - h. Proceed to next command.

2.2.2.4 FIRMWARE FUNCTIONAL NOTATIONS


This section highlights the major DKU operations that a user should be aware of to understand the operation of the hard disk. The user should reference Figure 2-12 through 2-17 and Tables 2-12 through 2-18. The figures provide a flowchart of the Firmware operations, the sector format, and the appropriate timing diagrams. The tables provide the command code (Bits D7 through D4) for each command, the command name and resultant parameters, the appropriate parameters for each command, and tabulates the status in the respective status registers. Additional information is provided in Section 2.2.3.


1. A cylinder seek occurs with a Power On Reset operation or with a reset I/O command from the disk adapter (see Figure 2-12).

A recalibrate operation is performed after every reset command.

2. After IRQ CLDB is set in a command set operation, the command operation requires a maximum delay of 50 secs for DACKH to turn on, after which, the command set operation continues. After EOP sets, the command set operation ends with two access operations (last parameter and command) and DACKH turns off.

- 3. The receive status operation also requires a maximum delay of 50 secs for DACKH to turn on. After RSTR sets, the operation is the same as described in step 2 above. With the number of status results determined by an execute I/O command, DACKH turns off after the final status result is read. When the number of read status is smaller than the number of result status, stalls occur causing a wait state.
- 4. In some cases DACKH turns on during the execution of a read/write data command.
- 5. The command set and receive status operations cannot be reset once they are in operation.
- 6. In seek and recalibrate command operations an SRQ interrupt occurs after Control End (CE) is on resulting in a new time difference between the interrupt and CE. A new command can be executed with CE on during any SRQ occurence.
- 7. In systems equipped with two or more DKUs a new command to the second DKU is permissible as the first DKU is performing a seek operation. An SRQ interrupt is sent when the new command ends, but the SRQ status is held until this time. However, the SRQ status is reset if the DKU that ended a seek command commences another command before accepting the SRQ status. Accordingly, a seek command can be sent to the same DKU after the SRQ status is received.








Figure 2-13 Sector Map (Disk)






Figure 2-15 Seek/Recalibrate Timing


SRQ .


PCB/Structure Functionality





SENSE UNIT STATUS





	Commanus/Status Results						
COMMANE	OPERATIONAL	COMMAND	Data Register (Low Byte)**				
and the second second	THASE	BIT $A0 = X^*$	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS			
Recali- brate	Command	0	0 1 0 1 0 UA	Command and unit address (UA)			
	Result	0	Status Register	Status Register (STR)			
Seek	Command	0	0 1 1 0 1 UA	Command and unit address			
		1 1	Physical Cylinder Number Physical Cylinder Number	High Byte (PCNH) Low Byte (PCNL)			
	Result	0	Status Register	STR			
		0	0 1 1 1 0 UA	Command and unit address			
Write ID	Command	1 1 1 1 1	Physical Head Number Sector Count Data Pattern Gap Length 1 Gap Length 3	PHN SCNT DPAT GPL1 GPL3			
	Result	0 1	End Status	STR EST SCNT			
	Command	0 1	UA	Command and unit address			
Read ID		1 1		PHN SCNT			
	Result	0 1 1	End Status E	STR SST SCNT			

Table 2-12 Commands/Status Results

COMMAND	OPERATIONAL PHASE	$\begin{array}{c} \text{COMMAND} \\ \text{BIT } A_0 = X^* \end{array}$	DATA REGISTER (LOW BYTE)** D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
COMMITTE		0	1 0 1 1 X UA	Command and unit address (UA)
	Command	1 1 1 1	Physical Head Number Logical Cylinder Number Logical Cylinder Number Sector Count	PHN High Byte (LCNH) Low Byte (LCNL) SCNT
Read Data	Result		Status Register End Status Physical Head Number Logical Cylinder Number Logical Cylinder Number Logical Head Number Logical Sector Number Sector Count	STR EST PHN High Byte (LCNH) Low Byte (LCNL) LHN LSN SCNT
		0	1 1 0 0 X UA	Command and UA for CMD set.
Check	Command	1 1 1 1 1 1 1	Physical Head Number Logical Cylinder Number Logical Cylinder Number Logical Head Number Logical Sector Number Sector Count	PHN High Byte (LCNH) Low Byte (LCNL) LHN LSN SCNT
CHUCK	Result	0 1 1 1 1 1 1	Status Register End Status Physical Head Number Logical Cylinder Number Logical Sector Number Sector Count	STR EST PHN High Byte (LCNH) Low Byte (LCNL) LSN SCNT

Table 2-12 Commands	Status]	Results	(cont'd)	
---------------------	----------	---------	----------	--

COMMAND	OPERATIONAL PHASE	$\begin{array}{c} \text{COMMAND} \\ \text{BIT } A_0 = X^* \end{array}$	DATA REGISTER (LOW BYTE)** D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
		0	1 1 1 1 X UA	Command and unit address (UA)
Write Data	Command	1 1 1 1 1 1	Physical Head Number Logical Cylinder Number 1 Logical Cylinder Number 2 Logical Head Number Logical Sector Number Sector Count	PHN LCN 1 LCN 2 LHN LSN SCNT
	Result	0 1 1 1 1 1 1 1 1	Status Register End Status Physical Head Number Logical Cylinder Number 1 Logical Cylinder Number 2 Logical Head Number Logical Sector Number Sector Count	STR EST PHN High Byte (PCNH) Low Byte (PCNL) LHN LSN SCNT
Sense	Command	0	0 0 0 1 X X X X	For CMD set
Interrupt Status	Result	0 1	Status Register Interrupt Status	STR IST
		0	0 0 1 1 X UA	Command and unit address (UA)
Sense Unit Status	Command	1 1	Status Number n Status Number n	STN n STN n N=1: Summary Status =2: Detailed Status (HDC Detail 6) Set: Status number only
	Result	0 1 1	Status Register Unit Status n Unit Status n	STR USTn n=same as USTn above

Table 2-12 Commands/Status Results (cont'd)

State of the second	OPERATIONAL	COMMAND	DATA REGISTER (LOW BYTE)**	
COMMAND	PHASE	BIT $A_0 = X^*$	D7 D6 D5 D4 D3 D2 D1 D0	REMARKS
Invalid	Command	0	All Zeroes	Command
	Result	0	Status Register	STR (60)
TRACTOR OF	Command	0	0 1 0 0 X X X X	For CMD set
Detect Error	Result	0 1 1 1 1 1 1	Status Register Error Address Error Address Error Pattern 1 Error Pattern 2 Error Pattern 3	STR High Byte (ADRH) Low Byte (ADRL) EPAT 1 EPAT 2 EPAT 3

Table 2-12 Commands/Status Results (cont'd)

* A₀=0—Command Register or status register access. A₀=1—Parameter or result status access.
 ** Data register bits D7 through D4—command code.



COMMAND	PARAMETERS	1 1 1 1 1 1
	NAME	HEX VALUE
SEEK	Present Cylinder Number High (PCNH) Byte	0
	Present Cylinder Number Low (PCNL) Byte	00 to B4
Write ID Write Data Read ID	Present Head Number (PHN)	00 to 07
Read Data Check	Sector Count (SCNT)	00 to FF
	Data Pattern (DPAT)	Any
Write ID	Gap Length 1 (GPLI)	10
	Gap Length 3 (GP3)	0E
Check	Logical Cylinder Number High (LCNH) Byte	FE
Read Data	Logical Cylinder Number Low (LCNL) Byte	00 to B4
Write Data	Logical Head Number (LHN)	00 to 07
Sense	Logical Sector Number (LSN)	00 to 19
Unit Status	Status Number 1 (STN 1)	Any

Table 2-13 Parameters





BIT NO.	NAME	ABBRE- VIATION	DESCRIPTION		
D7	Controller	СВ	 a command is sent to HDC from the host system. Controller busy (D7) reset when the host system is interrupted by HDC. 		
D6 D5	Command End	СЕН	D6D500Command in progress or no command sent after last reset sig- nal or CLCE.01: Abnormal End10: Normal End11: Invalid Ending		
D4	Sense Interrupt Status Request	SRQ	With SEN, EQC, or a change in RDY detected this bit (D4) sets initiating a SRQ from HDC.		
D3	0	-			
D2	0				
DI	0	-			
D0	x	-	the man was a start the		

Table 2-14 (STR) Status Register

Table 2-15 (EST) Error Status

BIT NO.			DESCRIPTION
D7			Set when access is continued beyond the maximum sector number of one cylinder.
D6	0	-	
D5	Data Error	DER	Set when the data on a disk is read and an error is detected.
D4	D4Equipment CheckEQCD3Not ReadyNR		Set when a 'fault' signal is reported by the device.
D3			Set when the device cannot perform both read and write.
D2	No Data	ND	Set when a designated sector is not detected on the track.
D1	0	-	
D0	Missing Data Mark	MDM	Set when a disk is read and the address mark of the data portion is not detected.

BIT NO.	NAME	ABBRE- VIATION	DESCRIPTION
D7	Seek End	SEN	End of seek operation
D6	Ready Change	RC	The status of the device has changed.
D5	Seek Error	SER	A seek error has occurred.
D4	Equipment Check	EC	Set when a 'fault' signal is reported by the device or track '0', seek complete signal is not detected within a fixed time on 'seek' or 'recalibrate' command run.
D3	Not Ready	NR	Set then the device cannot perform both read and write.
D2		UA2	Service state and the loss of the service of the
DI	Unit Address	UA1	The device number on interruption.
D0		UA0	and the second second

Table 2-16 (IST) Interrupt Status

Table 2-17 (US1) Unit Status 1

BIT NO.	NAME	ABBRE- VIATION	DESCRIPTION
D7			
D6			
D5			
D4	1 (Must Be One)		1
D3	Seek Complete	SC	End of seek operation
D2	Track 00	Т0	Positioner is positioned at cylinder '0'.
D1	Ready	RDY	The spindle makes enough revolutions and the data area is normally loaded with a R/W head.
D0	Write Fault	WF	 Turns on in any of the following cases. Loss of Voltage Clock Fault Positioner of Track Write Fault Head Fault Head Select Fault

BIT NO.	NAME	ABBRE- VIATION	DESCRIPTION
D7			
D6			
D5			
D4			
D3		TREAT	
D2	Device Type	DT	Always a 1-10 MB DKU
DI	Detailed Status 1	ST1	The code—ST0 or 1 —of the detailed status information held by the device.
D0	Detailed Status 0	ST0	ST0ST100Spindle Speed Loss01Not Track 00010Read/Write Fault11

Table 2-18 (US2) Unit Status 2

2.2.3 Command Functional Overview

This section provides a brief functional description of the following disk commands.

- Check
- Read Data
- Read ID
- Recalibrate
- Write Data

- Write ID
- Seek
- Sense Interrupt Status
- Sense Unit Status

2.2.3.1 CHECK COMMAND

The data from the data sector, selected by the Logical Cylinder Number High Byte (LCNH), Logical Cylinder Number Low Byte (LCNL), Logical Head Number (LHN), and the Logical Sector Number (LSN) during the command phase, is read but is not sent to the host system. It is treated in the same manner as a read data command described in steps 2 through 9 of the next section.

2.2.3.2 READ DATA COMMAND


- 1. The sectors designated by the Logical Cylinder Number High (LCNH) byte, the Logical Cylinder Number Low (LCNL) byte, the Logical Head Number (LHN), and the Logical Sector Number (LSN), activated during the command phase, are read from the DKU selected by the Unit Address (UA). This address is contained in the command word (see Table 2-12) from the host disk adapter.
- Upon completion of a sector read operation in a multi-read sector operation, the Sector Count (SCNT) and LSN signals are upgraded to read data from the next sector.

When the SCNT reaches zero the result (end) status is set with a stop instruction and the host adapter is notified accordingly.

If the LSN equals the End Sector Number (ESN), the LHN is changed and the read process continues.

- 3. If the SCNT does not equal zero upon completion of read from the last sector, that is, the Last Sector Number (LSN) = the End Sector Number (ESN) or the Logical Head Number (LHN) = the End Track Number (ETN), the command run sequence is terminated with the End of Cylinder (ENC) bit on in the Error Status (EST) byte (see Table 2-15). The Status Register (STR) shows an abnormal ending (see Table 2-14).
- 4. When a fault signal is read from the device, command run is terminated with the Equipment Check (EQC) bit on in the EST byte. The STR shows an abnormal ending.
- 5. If the device is Not Ready (NRY), command run is terminated with the NRY bit on in the EST byte.

6. If a read error is detected in the Error Correct Code (ECC), the error is checked to determine if it is a recoverable or unrecoverable error. If recoverable, the error location and data pattern are stored and command run is terminated with the Data Error (DER) bit on in the EST byte (see Table 2-15). The host fetches this information with the detect error command to make the necessary corrections.



* SEE FIGURE 2-13

If an unrecoverable error was detected the detect error command is terminated with the DER bit on in the EST byte. The Status Register (STR) shows an abnormal ending (see Table 2-14).

- If a designated sector is not found after a second index mark is detected, command run is terminated with the No Data (ND) bit on in the EST byte. The STR shows an abnormal ending.
- When the Terminal Count (TC) signal turns on, data transfers to the host stops. However, a sector read operation continues until the sector designated by the Sector Count (SCNT) is found, or until another abnormal operation occurs.
- 9. The resulting status for a normal termination of a command are shown below.

			Normal End	I Status		
LAST S TRANSI	LAST SECTOR TRANSFERRED			ESULT STAT	TUS	
LCNL	LCNL LHN		LCNH	LCNH LCNL		1
		L DONT	No change	No change	LHN No	LSN LSN+1
	0 ETN-1	ESN	No change	No	change LHN + 1	00
LCVL≠256	ETN	ESN	No change	change LCNL+1	00	00
LCNL≠256	ETN	ESN	LCNH+1	00	00	00
NOTE LINE					00	00

NOTE: LHN (PHN) shows the head number for the last sector data transfer. With an abnormal command termination the error position is set as the

10. If a data address is not present after the VFO SYNC for data, command run is terminated with the Missing Data (MDM) bit on in the EST byte.

2.2.3.3 READ ID

1. A read ID operation reads the cylinder, head and sector address and the Cyclic Redundancy Character (CRC) from the ID field starting with the first sector on a track designated by the Physical Head Number (PHN) signal (see Figure 2-14). If the CRC is normal (no errors) and the address data is sent, the process stops after sending one ID data field, and command run is terminated. If abnormal, the ID data field is not sent and the process continues.

2. When a sector read operation is incomplete before SCNT equals zero, the result status contains a No Data (ND) status and the host is notified

- 3. If a fault signal is received from the device the command run terminates with the Equipment Check (EQC) bit on in the EST byte (see Table 2-15).
- If the device is Not Ready (NRY), command run is terminated with the NRY bit on in the EST byte.
- 5. If a designated sector is not found after a second index mark is detected, command run is terminated with the ND bit on in the EST byte.

2.2.3.4 RECALIBRATE

- 1. Seek to cylinder zero.
- Recalibrate End of Start—Command run is normally ended after a step pulse signal is sent 256 times.
- 3. Recalibrate End of Operation—Track zero (T0) signal is checked at the above fixed pulse rate. When set, the recalibrate operation is normally terminated with Seek End (SEN) bit on in the IST (see Table 2-16) and the Sense Interrupt Status Request (SRQ) set.

If the T0 (00) signal is not on after the above rate is exceeded, the recalibrate operation is terminated with the Seek Error (SER) BIT on in IST.

If the device is Not Ready (NRY) or a fault is detected the recalibrate operation is terminated with the NRY or EQC bit on.

4. The Interrupt Status (IST) is set and the host system obtains the result of the recalibrate operation with the Sense Interrupt Status command (see Section 2.2.3.8).

2.2.3.5 WRITE DATA

- Data from the host system is written to the sector designated by the Logical Cylinder Number High (LCNH) byte, the Logical Cylinder Number Low (LCNL) byte, the Logical Head Number (LHN), and the Logical Sector Number (LSN) in the DKU selected by the Unit Address (UA) field in the command byte (see Table 2-12).
- 2. Upon completion of a sector write operation, in a multi-write disk operation, the sector counter (SCNT) and the LSN signals are upgraded to write data in the next sector.

When the SCNT reaches zero the result (end) status is set with the stop instruction and the host system is notified accordingly.

If the LSN equals the End Sector Number (ESN), the LHN is changed to LHN + 1, the head assignment is changed, and the write process continues.

- 3. If the SCNT does not equal zero upon completion of a write in the last sector, the command run sequence is terminated with the End of Cylinder (ENC) bit on in the Error Status (EST) byte (see Table 2-15).
- 4. When a fault signal is received from the device, command run is terminated with the Equipment Check (EQC) bit on in the EST byte.
- 5. If the device is Not Ready (NRY), command run terminates with the NRY bit on in the EST byte.
- 6. If a designated sector is not found after a second index mark is detected, command run is terminated with the No Data (ND) bit on in the EST byte.
- 7. The resulting normal ending status is shown in the chart in step 9, Section 2.2.3.2.
- When the Terminal Count (TC) signal turns on, all zeroes are written on the remaining sector area. However, the sector write operation continues until the sector count in the SCNT is reached, or until an abnormal operation occurs.

2.2.3.6 WRITE ID

- 1. A write ID operation writes the cylinder, head and sector address, and causes the generation of the Cyclic Redundancy Character (CRC) in the ID field starting with the first sector following the index mark on a track designated by the Physical Head Number (PHN).
- 2. Upon the completion of a write sector operation and the Sector Counter (SCNT) equals zero, the result (end) status is set with a stop instruction and the host system is notified accordingly.
- 3. If a fault signal is detected from the device the command run terminates with the Equipment Check (EQC) bit on in the Error Status (EST) byte (see Table 2-15).
- 4. If the device is Not Ready (NRY), command run is terminated with the NRY bit on in the EST byte.

2.2.3.7 SEEK OPERATION

 Causes arm/head assembly to seek (search) the disk (platters) for the Object Cylinder Number (OCN) designated by the Physical Cylinder Number (PCNH/PCNL) during the command pause. 2. End of Seek Start Operation

With the Present Cylinder Number (PCN) less than the OCN, repeat PCN+1 and command run (Step in Pulse) until PCN equals OCN.

With the PCN greater than OCN, repeat PCN-1 and command run (Step Out Pulse) until PCN equals OCN.

In either case, with PCN equal to OCN, indicates that the command and parameter are received and command run terminates normally.

3. End of Seek Operation (Seek Complete)

A Seek Complete (SC or SKC) signal is checked at a designated pulse rate. If this signal is on, the seek operation is terminated normally and the Sense Interrupt Status Request (SRQ) signal is on with Seek End (SEN).

If the seek complete signal is not on after a fixed time interval (the difference between OCN and PCN), the seek operation terminates with the SER flag on.

If the device is Not Ready (NRY) or a fault signal occurs, the seek operation is terminated and the NRY or EQC bit is on.

4. When the Sense Interrupt Status command is sent from the host the Interrupt Status (IST) flag is examined and the host is notified accordingly.

2.2.3.8 SENSE INTERRUPT STATUS

- 1. This command notifies the host of the following device status.
 - End of a seek operation (Seek or Recalibrate Operation).
 - Device ready or not ready.
- If this command is sent without the Sense Interrupt Status Request (SRQ) signal on, an abnormal termination occurs.

2.2.3.9 SENSE UNIT STATUS

Notifies the host of a Unit Status 1 (US1) or Unit Status 2 (US2) device status (see Tables 2-17 and 2-18).



Chapter 3 Disk Drive Assembly

This chapter describes the physical characteristics and functional capabilities of the disk drive assembly used in the Model APC-H26 and Model APC-H27 Disk Units (DKUs). Both DKUs are briefly described in Chapter 1. DKU installation information is highlighted in subsequent sections with more detailed information provided in the Hard Disk Subsystem Installation Guide (Document No. 819-000102-9001).

The disk drive assembly is of modular construction designed to conserve space, enhance overall performance, and to eliminate periodic maintenance. The drive assembly uses 5.25 inch metal oxide platters, also called, disks or plates, and Winchester-type technology that provides the most modern method of storing information for high-speed computer operations and accessability. Many other features are available, several of which, are as follows.

- 1. Horizontal or vertical mounting.
- 2. 5-phase stepping motor (reduces track-to-track seek time to less than 2 ms).
- 3. Buffered operation (enhances random access seek operations).
- Cam-operated swing arm mechanism (designed to support and drive the read/write heads).
- Variable Frequency Oscillator (VFO-designed to process Return-to-Zero (RZ) data).
- 6. Winchester-type read/write heads (provides the latest recording method).

3.1 PHYSICAL/FUNCTIONAL ORGANIZATION

Figure 3-1 illustrates the modular construction and compactness of the disk drive assembly, and Figure 3-2 provides a functional block diagram of the disk drive logic. The disk drive assembly, also called the Disk Enclosure (DE), consists of a base plate, a swing out read/write head mechanism, magnetic read/write heads, a top sealing cover, and many other subassemblies shown in Figure 3-1. Note the "Air-Flow" path through the module when the sealing cover is in place. Included are the G9QKQ or G9NXT logic PCB and the G9QKR VFO PCB (the latter is not shown in the illustration).

The G9NXT PCB, and when installed, the G9QKR PCB, are referred to as a "Package Assembly" and provides the following disk drive logic functions (see Figure 3-2).

- 1. G9NXT Interface/Control Logic
 - a. Interface Logic

The interface logic consists of a microprocessor, LSIs, and other logic elements, designed to route data, addresses, device status and control signals between the disk drive and the FMT controller.

b. Motor Logic (DC Motor AMP)

The motor logic provides the dc power to drive the spindle motor and to control its rotational speed, and also to drive the stepping motor for seek operations.

c. Read/Write Logic

The read/write logic writes MFM-encoded data from the interface onto a disk (platter) and reads the MFM data from the selected disk and sends it to the interface logic for processing (also see VFO logic).

2. G9QKR VFO Logic

The VFO logic separates clocks from MFM recorded data during a read data operation, synchronizes the clocks with the data, and sends the clocked data to the FMT as Read Clocks (RCK). The VFO performs no other operation and is required in both the stand-alone DKU and the expansion DKU.




Figure 3-1 APC Disk Module (Exploded View)

Disk Drive Assembly




Figure 3-2 Functional Block Diagram

3.2 ENVIRONMENTAL CONSIDERATIONS AND FUNCTIONAL SPECIFICATIONS

The environmental considerations and functional specifications for the disk drive are the same as those for the DKU as described in chapter 1, Section 1.5. This is because the DKU houses the disk drive assembly and associated logic, power supply, and so forth. The only difference is the overall dimension and weight of the disk drive assembly when removed from the DKU, and are as follows.

Disk Drive Assembly

8.12 inches (203 mm)
4.06 inches (101.6 mm)
5.84 inches (146 mm)
7.7 lbs (3.5 Kg)

3.3 ADDRESS/POWER/TERMINATOR CONNECTOR CONSIDERATIONS

The disk assembly contains the address, power, and terminator plugs and connectors as shown in Figure 3-3. The address and terminators are normally set at the factory. If changes are desired refer to the Hard Disk Subsystem Installation Guide for details. Additional connector information is provided in subsequent sections.

3.4 INTERFACE LOGIC CIRCUITS


Figure 3-4 illustrates a typical interface logic circuit used to process information between the disk drive assembly and the FMT controller. Positive logic is used as shown below.

Logic "0" = 0.00 Vdc to 0.40 Vdc Logic "1" = 4.75 Vdc to 5.25 Vdc




3.5 INTERFACE CABLING CONSIDERATIONS


Figure 3-5 illustrates the type interface connector used on the disk drive assembly and provides the pin to pin assignment in each connector. Included are the signal names assigned to each pin.




- * ADDRESS PLUG SET FOR MASTER (STAND-ALONE) DKU. SLAVE (EXPANSION) DKU-JUMPER PIN 2 TO COM (COMMON).
- ** CONNECTOR ON G9NXT PCB.

Figure 3-3 Terminator/Address Plug Layout







NOTE: ALL EVEN NUMBERED PINS (2 THROUGH 50) ARE CONNECTED TO GROUND

Figure 3-5 Interface Cable Connector/Pin Assignment

3.6 INTERFACE SIGNAL FUNCTIONS

This section briefly describes the function of the major interface signals used to control the flow of information through the interface logic to the FMT controller and to the disk drive assembly.

- a. Detailed Status (ST0/ST1)—Defines the File Unsafe Status (FUS) as follows.
 - ST0 ST1
 - 0 1 see FUS step f1
 - 1 0 see FUS step f2
- b. Device Type (DTP) Always a One (1) denoting a 10 MB disk drive.
- c. Diagnostic Clock (DCK) The DCK signal is used to substitute the read data signal in selected operations and is required for VFO synchronization in modes other than the read data mode. The clock period is 250 ns with a 50% duty cycle (nominal value).
- d. Direction Select (DSL)—The DSL signal specifies the direction in which the read/write head assembly moves as shown below.

DSL = 0—Head assembly moves towards cylinder zero.

DSL = 1—Head assembly moves away from cylinder zero.

- e. Drive Select 1 and 2 (DS1 and DS2) The DS1 and DS2 lines enable a disk drive in the selected DKU. A disk drive is enabled and its input/output lines are active when its drive select line is low.
- f. File Unsafe (FUS) A FUS condition of Zero, indicates that a write alarm condition occurred, or that the spindle speed is out of tolerance. The following specifies the actual conditions.
 - 1. When FUS equals zero and;
 - WGT = 0—Indicates that the write current is not on, there is no write current inversion 3 μ sec after WGT becomes active or when,

WGT = 1 - Indicates that the write drive current is activated.

2. An FUS value of zero only, indicates the spindle spped exceed its rated tolerance of +1.5%.

The FUS signal is reset to a logic "1" when the Drive Select (DS) signal is set at a logic "1".

g. Head Select 0 through 2 (HS0 through HS2) — The head select logic selects one of eight heads as shown below.

HEAD	HEAD	SELECT	CODE
ADDRESS	0	1	2
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

- h. Index (IDX) Mark signal—A negative change (logic "1" to logic "0") of the IDX mark indicates the starting point on a track.
- i. Ready (RDY) signal—With the RDY and SKC signals at a logic "0" signifies that the disk drive assembly is ready to perform a read, write, or seek operation.

The disk assembly is also ready for a disk operation after the recalibrate procedure, following a power on sequence, is completed.

- j. Read Clock (RCK) signal—The RCK signal is sent to the FMT controller as RZ encoded (clocked) data (see Section 3.1, item 2).
- k. Read Data (RDT) signal The RDT signal is used with the VFO option to denote the transmission of RZ data to the FMT controller.
- 1. Read Gate (RGT) signal The RGT signal enables data to be read. This signal must be zero in the data access to read data in VFO operation.
- m. Seek Complete (SKC) signal The SKC signal indicates the completion of a seek operation when zero. The SKC signal changes to zero 400 ns after the Step (STP) signal goes to zero.
- n. Step (STP) signal The STP signal moves the read/write head assembly in the direction specified in the Direction Select (DSL) signal. A STP signal change from logic zero to logic one moves the head one cylinder position. The DSL signal must be stabilized at least 40 ns before the STP signal changes. The step operation can be performed in the normal or buffered mode. The minimum STP signal interval and pulse width are 400 ns each.

- o. Track 00 (T00) signal The T00 signal, when at zero, indicates that the read/write head is at track zero (out-most data track).
- p. Write Data (WDT) signal The WDT signal implements a write operation to write data on the disk. The WDT signal must be zero when WGT is high (logic "1").
- q. Write Gate (WGT) signal When WGT signal is a low level (logic "0") data is written on the disk. If RDY or DKC signals are at a high level (logic "1") a write operation is inhibited.

3.7 DATA RECORD FORMAT

The following is a recommended example of a data record on the disk.

1	2	3	4	5	6	7	8	9	10	11	12	13
12 bytes	AM	CYL	HD	SEC	CRC	3 bytes	12 bytes	AM	256 bytes	ECC	3 bytes	14 bytes
00	A1FE					00	00	A1FE	Data		00	4E

1.	12 bytes	-VFO SYNC area
	(ALFE)	-ID address mark (including missing bits)
3.		-Cylinder address
4.		-Head address
5.		-Sector address
6.	2 byte CRC	$-G(X) = X^{16} - 1$
	3 bytes, (00)	-WRT switching gap
8.	12 bytes, (00)	-VFO SYNC area
9.	(A1F8)	-Data address mark (including missing bits)
10.	256 data bytes	—Data area
11.	4 bytes ECC	$-G(X) = (X^{21} + 1) (X^{11} + X^2 + 1)$
12.	3 bytes, (00)	-WRT switching gap
13.	14 bytes, (4E)	-Sector separating gap

One sector is made up of items c through e, g through i, and l through q in Section 3.6 above.

- Index gap = 16 bytes, (4E)
- Rotational deviation gap = 179 bytes, (4E)-typical value.

3.8 PCB REMOVAL/REPLACEMENT AND ELECTRICAL ADJUSTMENTS

This section portrays, in picture form, the PCB removal/replacement techniques for the G9QKR (VFO) and G9QKQ/G9NXT (logic) PCBs. Included is the appropriate electrical adjustments for each PCB.

3.8.1 PCB Removal/Replacement

Figure 3-6 illustrates the recommended disassembly/assembly steps to remove or replace the VFO and/or logic PCB; either independently, or as a package. It assumes that ac power is disconnected, and that the disk drive assembly is removed from the DKU.




Figure 3-6 PCB Diassembly/Assembly (Disk Drive)

3.8.2 Electrical Adjustments

This section is in two parts; 1. G9QKQ/G9NXT logic PCB balance (speed) adjustment, and 2. Optional VFO PCB adjustment. Part 1 sets the spindle motor speed and part 2 balances the VFO control signal with the logic PCB.

NOTE

When the VFO and logic PCB are received and installed as a matched set, the VFO adjustments are not required. Only the logic PCB adjustment is required.


These adjustments assume that the disk assembly is installed in the DKU.

A dual channel oscilloscope, with a 10 MHz band-width, is recommended.


- 1. G9QKQ/G9NXT PCB Balance (speed) adjustment (see Figure 3-6).
 - a. Attach oscilloscope as follows.

Channel 1 to TP3 Channel 2 to TP4

b. Turn on the ac power and verify the phase differential shown below as the disk drive assembly comes up to, and attains its designed speed.



c. With the disk drive at a constant speed adjust RV1 until both waveforms are in phase as shown below. This adjustment sets the spindle motor at its designed speed.





2. G9QKR VFO PCB Adjustment (see Figure 3-6).

NOTE

Make sure the disk drive is not being addressed.

- Attach oscilloscope as follows.
 Channel 1 to TPF
 Channel 2 to IC 3G pin 11 (or TPH).
- b. Adjust RV1 to produce the following waveforms.





Appendix A

List of Abbreviations

ADR	Address
ADRH	Error Address High Byte
ADRL	Error Address Low Byte
A0	Address Bit 0
CB	Controller Busy
CE	Command End
CEH	Command End High Bit
CEL	Command End Low Bit
CH	Channel
CLCE	Clear Command End
CLDB	Clear Data Buffer
CMD	Command
CRC	Cyclic Redundancy Character
CS	Chip Select
CYL	Cylinder
DACK	DMA Acknowledge
DB	Data Bus
DCK	Diagnostic Clock
DER	Data Error
DIAG	Diagnostic
DMAC	Direct Memory Access Cont.
DMIN	DMA Interrupt
DPAT	Data Pattern
DRO	Data Request
DRQ	DMA Request
DS1 to DS4	Drive Select 1 to 4
DSKC	Disk Controller
DSL	Direction Select
DT or DTP	Device Type
DTLH	Data Length (High Byte)
DTLL	Data Length (Low Byte)



List of Abbreviations

ECC	Error Correct Logic
ENC	End of Cylinder
EOP	End of Process
EPAT 1 through 3	Error Pattern 1 through 3
EQC	Equipment Check
ESN	End Sector Number
EST	End Status/Error Status Byte
ETN	End Track Number
FUS	File Unsafe
FM	Frequency Modulation
FMT	Format
GPL 1 through 3	Gap Length 1 through 3
HDC	Hard Disk Controller
HDER	Hard Disk (I/O Timing) Error
HDEX	Hard Disk Executing
HSL	Head Select
HSRQ	Status Request
IDX	Index Mark
IER	ID Error
I/O	Input/Output
IOER	I/O Error denoting simultaneous HDER and
	MAER Mask
IST	Interrupt Status
LCNH	Logical Cylinder Number (High Byte)
LCNL	Logical Cylinder Number (Low Byte)
LHN	Logical Head Number
LSN	Logical Sector Number
MA	Missing Address Mark
MAER	DMA Error
MDA	Missing A.M. in data field
MDM	Missing Data
MFM	Modified Frequency Modulation
MTFB	Mean Time Between Failures
NCN	Present Cylinder Number (NCN should read PCN).
ND	No Data
NR (NRY)	Not Ready
OCN	Object Cylinder Number
OVR	Overrun
PCB	Printed Circuit Board
PCNH	Physical Cylinder Number High
PCNL	Physical Cylinder Number Low
PHN	Physical Head Number

PLA	Programmable Logic Array
PLO	Phase Lock Oscillator
РОН	Power on Hours
RC	Ready Change
RCK	Read Clock
RDT	Read Data
RDY	Ready
RGT	Read Gate
RSTR	Reset Status Register
SCMD	Seek command
SCNT	Sector Count(er)
SEN	Seek End
SER	Seek Error
SEQ	Sequence
SK or SKC	Seek Command
SEQ	Sense Interrupt Status Request
STN	Status Number
STP	Step
STR	Status Register
ST0/ST1	Status 0/Status 1
TC	Terminal Count
T0 or T00	Track 00
UA	Unit Address
UST	Unit Status
VFO	Variable Frequency Osc.
WDT	Write Data
WF	Write Fault
WGT	Write Gate




Appendix B

FMT Interface Signal Definitions

A0	Register select input. When high, the command/status register is selected. When low, the data buffer is selected.
CS	Chip Select. When low, enables reading from or writing into the register selected by A0.
DB	Data Bus. Data bus bits 0 through 7
DRQ	DMA Request. Normally low, set high to request a transfer of data between the disk controller and memory.
IOR	Write Strobe. When low, data is written into the selected register.
IOW	Read Strobe. When low, contents of selected register are read.
HINT	Interrupt request to the system, set high to make request.
RESET	Reset input. When high, sets the idle state in the DKU. The DKU remains in this state until a command is received.
тс	Terminal Count. Terminal counter input during DMA.

Note: See Section 2.1.2.3 and Figure 2-4 for additional information.



USER'S COMMENTS FORM

Document: APC Hard Disk Subsystem Reference Guide

Document No.: 819-000102-6002 Rev.00

Please list any errors in this manual. Specify by page.

Please suggest improvements to this manual.

Please cut along this line.

From: Name Title Company Address Dealer Name		
Title Company Address		
CompanyAddress		
Address	Title	
	Company	
Dealer Name		
	Dealer Name	

Seal or tape all edges for mailing-do not use staples.

NO POSTAGE NECESSARY

IF MAILED IN THE UNITED STATES

FOLD HERE

BUSINESS REPLY CARD

POSTAGE WILL BE PAID BY ADDRESSEE

NEC Information Systems, Inc. Dept: Publications – APC 5 Militia Drive Lexington, MA 02173

> FOLD HERE Seal or tape all edges for mailing-do not use staples.