

What significant things remain to be done in S.C.?

1. Packaging
2. Surfaces
3. Complexity

Related areas

1. III-V's
2. Metal-band Xtons
- 3.

Might as well admit that there is much development yet.

Xton - rom
Diodes - black
p-chin - spec'

Thesis

1. There are no major problems left in silicon device technology.
2. The promise of active devices of other types is not sufficient to justify large efforts toward achieving them.
3. Large efforts can only be justified in the general direction of large existing markets. i.e. New phenomena & materials are of interest only when the application can be seen.

TABLE OF CONTENTS --- MEETINGS

(Project Reviews & Miscellaneous)

Proj No.	Description/Topic of Meeting	Date	Pages
	Meeting on Body English	5/2/62	5
	Diode Array Plans	5/14/62	6
	X.P. 3 Review	5/17/62	7
	electronics Research Section Meeting	5/17/62	8
	Shift Register	5/19/62	9-10
	Project ROBE	5/21/62	11, 12, 13
	electronics Research Section Meeting	5/22/62	14-15
	Sandia Contract Proposal Discussion	5/23/62	16
	PNP - PMPM	5/24/62	17
	electronics Research Section Meeting	5/29/62	18
	PNP Product Planning Meeting	5/29/62	19, 20
	Contract Proposal	6/4/62	21
	Evaporation Service Discussion	6/4/62	22
	Project ROBE	6/5/62	23, 24
	Microcentury Meeting	6/11/62	25, 26
	electronics Research Section Meeting	6/12/62	27
172	Advanced Microcentury Peak Dev	6/14/62	28, 29
	Magnetic Film Memories	6/14/62	30
	Logic Situation Review	6/15/62	31
	The PMPM - Small Geometry	6/14/62	32
	Small Geometry P.P. meeting	6/15/62	33, 34
162	Special Semiconductor Film Growth	6/18/62	35, 36
	Project ROBE	6/19/62	37, 38
158	Subs Exploratory Dev.	6/21/62	39, 40
	Custom Circuits	6/21/62	41, 42

Gordon Moore

“THE RIGHT BOOKS TO WRITE IN”

NATIONAL
FIGURING BOOK

56-800 SERIES

150 Page
Number

Ruling

SINGLE PAGE FORM

<input checked="" type="checkbox"/>	56-800	Quadrille, $\frac{1}{4}$ Inch
<input type="checkbox"/>	56-801	Faint
<input type="checkbox"/>	56-802	2 Columns
<input type="checkbox"/>	56-803	3 Columns
<input type="checkbox"/>	56-804	4 Columns
<input type="checkbox"/>	56-805	5 Columns
<input type="checkbox"/>	56-806	6 Columns
<input type="checkbox"/>	56-807	7 Columns
<input type="checkbox"/>	56-808	8 Columns

DOUBLE PAGE FORM

<input type="checkbox"/>	56-810	10 Columns
<input type="checkbox"/>	56-812	12 Columns
<input type="checkbox"/>	56-814	14 Columns
<input type="checkbox"/>	56-816	16 Columns
<input type="checkbox"/>	56-818	18 Columns
<input type="checkbox"/>	56-820	20 Columns

ALL COLUMNAR RULINGS WITH UNITS

WHEN YOU NEED ANOTHER BOOK, ORDER FROM
YOUR STATIONER BY SPECIFYING NUMBER ABOVE.



Made in U. S. A.

National Blank Book Co., Holyoke, Mass.



TO: G. E. Moore

CC: Tom Bay
Bob Graham (2)

DATE: 1 August 1962

SUBJECT: MEETING AT AUTONETICS
JULY 31, 1962

FROM: V. H. Grinich

Autonetics personnel present:

Jim Carlyle
Allen Beek
Art Fifer
R. Ramond

Fairchild personnel present:

J. Farley
Vic Grinich

Texas Instruments personnel present:

W. Adcock
J. Lacey
C. Shawn

The purpose of this meeting was to act as a pre-briefing on contract negotiations for parts procurement for Minuteman II. Autonetics has a total of 18 FEB (Functional Electronic Block) which they desire to have in micrologic form. Fourteen of these are from the Computer and Data Systems Department and four are from the Inertial Navigation Department. The last four are linear circuits and, in general, have a much longer time scale than the Computer and Data Systems' circuits.

The first part of the meeting was a discussion on how to test the FEB's which considered the following five points:

1. The use of test points
2. Individual transistors, resistors, and capacitors made by the same process
3. Overstressing
4. Matrix life tests
5. Extrapolation from FSC data.

A discussion was held on what were the new facets to be considered from reliability points of view and were itemized with respect to the present Minuteman planar devices. The difference consists of the following:

1. Geometry (di-attach area)
2. Lead attach
 - (a) Lead over oxide
 - (b) TCB over oxide
3. UFO's (one-thousandth inch lead spacing)
4. Unapproved packages (new interface problems with assembly)
5. Resistors
6. Capacitors
7. Close coupling through isolation areas
8. Epitaxial.

Processes and things that remain the same are the following:

1. Material
2. Process steps
3. Thermo sensitivity
4. Planar technology
5. Mechanical operations of assembly
6. Surfaces

A discussion of what the objectives are of the RIP program is summarized by the following six items:

1. Discover significant failure modes
2. Discover stresses which may induce modes
3. Set up tests involving these stresses to determine failure rates and parameter drift characteristics
4. Produce screening criterion and reliability predictions
5. Set up tests involving these stresses that evaluate process changes and undertake failure analysis
6. Conduct mass tests to prove failure rate.

A discussion of the approximate program schedule was as follows:


The first year consists of the design and reliability improvement program, while the second half year is primarily a reliability evaluation phase. For a device which will be given the full treatment, the following quantities will probably be used per test: 1. Design sample evaluation - 2000 units, to be followed by phase #2 which consists of two or three matrix tests consisting of the following: (a) static operating life tests that would consume approximately 2000 units and then (b) a dynamic life test (daisy chain ring possibly) - total of 6000 units. 3. Step stress to evaluate design and process changes (task 7) consisting of approximately 5000 units, or approximately 100 units per week. Units that were used in 2(a) or (b) would also have a step stress program. 4. Final proof tests would consist of 20,000 units for 4000 hours.

It was assumed by Autonetics that they could evaluate completely one basic circuit as outlined above and then extrapolate results so that only one large scale final proof test would be necessary for about every four circuits. Autonetics originally intended to be able to sign contracts with parts vendors by October, 1962, and receive first design samples by February, 1963. However, it is possible that they will be forced to go into a long and completely open multi-bid proposal negotiation in which case they would not be able to sign a final contract by December, 1962. They will still assume, however, that they will be able to get their parts in the middle of February.

Carlyle wants to get a rough estimate from Fairchild regarding what we think such a development and RIP program would cost for their use in submitting cost estimates to the Air Force. He desires to have this telephoned to him August 2nd. This program cost does not include the cost of the devices to be used in the program.


NICHROME RESISTORS 100 Ω / □ AFTER ALLOY

9 RUNS
12 WAFERS



1 mil wide resistors

9 RUNS
12 WAFERS




4-12-62
RKW


EUGENE DIETZGEN CO.
MADE IN U.S.A.
.2K
.20

NO. 340R-10 DIETZGEN GRAPH PAPER
10 X 10 PER INCH

200 Ω/\square 2 mil resistors




33



3.078
3.297

$$\frac{29}{39} = 74\%$$


32



3.502
3.368

$$\frac{42}{47} = 89\%$$

31




2.768
2.860

$$\frac{24}{40} = 60\%$$

28

$$\frac{31}{36} = 86\%$$



2.475
2.464

3.570
3.500

$$\frac{22}{34} = 65\%$$

2



A




3

R after alloy (K Ω)⁴

5

200 Ω /□ 1mil resistors





Nichrome Thin Film Resistor

ER-Series

Sheet resistance range - 25 Ω/\square - 300 Ω/\square

Geometry - 2 mil x 12 mil strip on oxidized Si die. Aluminum contacts

Al leads.

Effects of Various Parameters

1. Substrate temperature
Noting conclusive - most evaporations onto hot substrates resulted in stable units. Similarly for cold substrates.
2. Heat stabilizing of film in N₂ at 575°C after evaporation. No effect. ER-24
3. T.C.R. control
85 - 330 ppm/°C. No control.
T.C. not dependent on substrate temperature
" " " " film resistivity
" does not change on aging at 300°C for 5000 hours.
4. Al contact "alloy" time
3-15 min at 575°C - no effect.
5. Al contacts under Nichrome film
Some instability observed after storage at room temperature for 5000 hours.
6. High temperature storage - 300°C
5000 hour storage 133 units

<u>Resistance Change</u>	<u>No. Units</u>	<u>%</u>
< 1%	97	73
> 1		
< 2	7	5
> 2		
< 5	20	15
> 5	9	7

Failures (> 10 change) / 345 units (~ 18 runs)

150 hours	5%	16 units (12 failures in three runs of 49 units)
300 hours	2%	6 units

56-800

May 7, 1962 Meeting on Body English.

Data for next time: - in 2 weeks - 5/21/62

O'Keefe:

1. Pictures in monochromatic light to show the thickness contour from various specimens.

2. Cl_2 etch pit counts in

a. fresh oxide

b. after a KPR cycle (no mask)

c. after P & B predep.

3.

Moore -

1. Aim at permanent mask

for next time
Lynard
Bill
Mary

6

May 14 - Diode Array Plans

Get Price to run through a sample of BCD arrays.
Consider Xfer to D.D. after feasibility.

May 15 - Drinned c Sam Fok

I. Permanent mask

A. Rh film - Need good, hard, pinhole-free film seed from Campbell

B. Cu + Ag

C. Al + Temp. SiO_2 , Al_2O_3 , SiO , Al_2F_2

D. Cu or other + SiO_2 pyrolytic on quartz

II. Use of phase contrast on film finding

III. Personnel

A. ~~Phil~~ Gunter


B. Need two girls - one A.W. replacement, one new.

C.

May 15, 1962 - XP-3 Review

Rebell
Ginnit
Ulmaym
Wheller
Ferguson

Devices cranking through, now showing some of the old, long channel-type problems.



8 May 17, 1962 - Section Meeting


It takes 40 diodes for a BCD array

8 4 2 1 code

8 inputs, 10 outputs

Need 40 diodes

John Price was doing



Remember on Fok's area

Mtn. View is running

More is going up - S&R tomorrow

Bardale is setting up camera - ready to check out. The bulb
cann. broken. - It is special.


New S&R - find redundancy this week, ready for check out next week.

May 19, 1962

Talbot on the Shift Register


Fairman
Ferguson
Grim
Mason

The Bell (D'Arno) one row



This one depends upon the interaction of one structure with the next by means of minority carrier diffusion.


A later version depends upon the resistive drop (it can be corrected between different chips and still work).




If a given one is conducting, because of the a_s and the bottom N is an equipotential plane, there can be a 0.3v drop from one end to the other.

By adding resistors, a big improvement in stability looks like it could be made.

It looks that by using diode coupling and resistors we might do best



10 This can be integrated as



This sounds exciting!!

Meeting 5/21/62 on Project ROBE

Murray	Freeman
Rader	Folz
O'Keefe	Hill
Christ	Engvall
Thiel	Spink
Berliner	Boedling

Start

Jordan Davis has shown a plot of viscosity, Δ acceleration, speed of spins, and thickness.


Mtn View now has a std. KPR viscosity to which the adjust all KPR to $\approx 13 \pm$ centistokes.

There are several types spinners:

1. Taper in stock of old, small ones
2. 0" dish (or 6")
3. 3" dish
4. Centrifuge type (of \perp surface)

Engvall & Murray think that the spinner should be spun until dryness.

Contours:



- only bead is visible in a good microscope light.

Paul Hill says that if we have info on what we need, then we can get it with existing knowledge.

Murray says $\frac{1}{2} \mu$ (3-4 fingers) is enough for everything we do. Engvall says this is a thick coating - we use 1-2 fingers.

Hill points out that the whole problem should be looked at.

lets look at whole masking ~~surface~~ ^{system}.

Paul Hill on masking ~~surface~~ ^{system}

I. Surface preparation

- old
- mech polish
- mech - chem polish

II KPR film

- what do we get
- criteria for a good one
- develops latitude
- thickness
- viscosity & filtration

End up with std KPR

- fixed viscosity
- fixed spin program
- fixed development
- fixed film cure

They have gone thru this already, I will get this.

Present work is on new developing ~~system~~ ^{systems}.

Notes on Surface prep.

CP-6 marks

Mech polish per Sam Rafael - no data yet - in mill.

Chem - Mech. polish

Plastic lapmaster in HNO_3 , HAc , HF , H_2SO_4 .

Aim is to get Norm Peterson to prepare surface oxidizing.

Pinholes on initial oxide.

No pinholes except at edge of wafer.

after a 30% etch of oxide etch they get many pinholes.

but thin oxide shows none. - Even cruddy oxide causes ~~the~~ none.

Now there is an excellent base from which to follow pinholes

By next time:

Developable particles in film

Clear mark contribution

a) new

b) at end of life (~)

Conclusion

Problem: Making use of what we know about locating particles, track down when & where they come in.

On permanent marks by next time we will have tried at least one permanent mark.

14

May 22, 1962

NE research section

Points of interest:

1. Pension plan for salaried employees.
2. Phase contract is in a loan - see Betty Thomas
3. We have ordered an electron microscope

Questions:

1. What people are we looking for?

Sam:

1. Coordinagraph operator (let tech, draftsman or girl)
2. 1 dark room girl
3. Eng to work in with Art.
4. Technician to work in way to capable of becoming a foreman


Jim:

Presently nothing, but we should look this over.

Electroforming: We are nowhere now. We will need some 1st Jan technology here. We would like to make 2 mil stripes in 6 mo or so.

Equipment: (problem)

1. We are having some trouble in covering the H₂ vapor lamps, metal



3. Mark frame needed.

4. Step repeat back for Bonalite
lets get to 10 percent concurrently,

5.

BCD drive away take 40 drives in a 95 X14 pattern.

It should stop on 125/75. ~~575~~

Capacitor - spring back - down problems.

Alle will get tail down on some of the reduction contracts.

John Price needs a bridge for capacitor area.

May 23, 1962 - Discussion with Ghimil + Ferguson concerning Sandia contract proposal.


NPM - Proposal due date is 6/1/62 at Sandia

It looks like the 24917 (1210) is off by a factor of 4 in f_T

The difficult problem is concerned with the O₂ ma, -55°C.

What needs to be done?

- Phase A - Paper study
 - Expand VTT relationship.
 - Measure τ or T for radiation damage centers
 - Measure better value of rad. damage const.



Cost estimate basis

	A	B	C	
Lamitren	1/2	1/2	1/2	∴ MTS = 1000 hrs
Gary Parker		1/2	1/2	
H. Wolf		1/2	1/2	Tech Set Up = 500
P. Ferguson	1/8	1/8	1/8	Asst Eng = 1250
CTS	1/8	1/8	1/8	Sr Eng = 420
Brian Jones		1/4	1/4	Technician = 1670
Tech.	0	1	1	Exp Assembler = 2660
Exp. Assembler	0	1	2	

May 24, 1962

PNP PMPM

Ferguson
Himel

4500, 4700

1740

1741

1746 50 CEO

1731 knockout 5 steps (all 1/2 mil)

3501

3510 small trident

4510 big trident

~~3510~~

1712 knockout 3 steps, 3/4 mil emitter

olr } all in prod.
" }
" }
" }

an obsolete product not going to production

Of the pair {1731
 {1712 the preferable one looks like the 1712. This is an excellent PNP. It is ready (?) for Xfer - i.e., ready to be made in Mtn View.

The 1712 will use an oxide removal step in the emitter.

PUSH { We will take a piece of paper with the object's spec, comparison ϵ 242411, 2; and a statement of what's new.

We will offer a die supply starting in 6 weeks; finished units in enough quantity to evaluate and Xfer memo.

3510 - It is 1741 diffusion, 1746 resistivity, Trident masks start making in Mtn View

Schedule - Dice (or write on their optics) now Prod. Mail to them July 1

4510 - (Mainly for Autotonic who mind on 0.002 wire) (30 mil center)

There is a thermal resistance increase.

This gets within CTE spec and still has the current handling capability without low temp pretreat.

4500 diffusion to make 4500 replacement.

Mtn View to make split runs.

May 29, 1962 - Section Meeting

We will go ahead and get a tech for work making.

On new S&R the chug must be mounted still. We are only a few days of mounting this. Hopefully we'll be checking out next week.

First test on the copy camera at this afternoon.
We hope to use the " " routing by Monday.

Main complaint - no N_2 sets

Boni down - 1

" section - 1

my tramite - 1

Jim Campbell would be happy to teach something.

May 29, 1962 - PNP Product Planning - Almost Everybody Attending

Device

Status

stop 2N996 registration

Spoke
for
by
Frank
(Not Ferguson)

- 4500 - Running
- 1740 - out
- 1741 - Running - Required, but $C_{TE} = 11\mu f$.
- 1746 - Needs spec - 35V LVCEO spec - same Ga as 1741 - not sold yet.
- 4700
- 4701
- 1731
- 1712
- 3501
- 3510
- 4510

There are two prudent I geometries in R&D - 11.5 and 12.5 mil sq. circle diameter.

There is a serious COB problem here. It looks like even the 11.5 mil one will be too big for the 1741 spec.

We have sold 869 4995 (Parent 1740). These can be done by 1712.

We have been stalled by the 2411 - It has a 10ma, 5V, I_{EBO} , but a 140 Mc ft

It looks like 3 devices will do the job:

1712

1712 geometry meeting the 2N2412

3510/1

We may need a low current PNP, but it looks dubious because of stability.

except we still need 4510 for Automation

After discussion make

1712

3511, low voltage for new markets, 1740 diffuser, fast

4511, high voltage for 4500 replacement.

1740 }
 1741 }
 1746 } → 1713

~~1740 diffusions~~
 ft 7140, LVCEO > 20, I_{E30} (50) < 10 ma

2N2411 }
 2N2412 } → ~~1712~~

2N501 }
 Ge Mesa }
 2N996 } → 1712

ft 400, best fast matches LVCEO > 8v

4500 }
 4700 ↓ }
 4701 ↓ }
 3501 ↓ }
 Trident I (4700 diffusions) } → 4511 (Need 3000 lbs Aug)

4700 diffusions

New Markets }
 (1741) } → 3511

1740 diffusions, LVCEO > 25

↓ Mean drop

4511 drawings down ^{Mtn View} ~~base~~, 30 mil masks to be made here and blasted through. (all built)

1712 Product manual + 200 chips week starting July 15 and continuing until Mtn View makes their own die. Mtn will make new masks (~20 mil spacing)

3511 Does not have the material in the line yet. Present masks are 30 mil, they are being re-stepped.

1713 Sept 1 for product manual

1746 will continue for now

DEFENSE PRODUCTS DIVISION/PALO ALTO

To: J. Gorry

Subject: Schedule Information
PR 15180

cc: M. A. Moscarello
R. N. Noyce
H. S. Bobb
G. E. Moore

From: R. H. Norman

Date: June 4, 1962

Listed below are the various subtasks which will be performed by Semiconductor as I now see it. Where completion times are noted, they represent desirable dates, except those times associated with July 17, which is a final contractual date. Completion of those tasks up to a week before, or 10 July, would be desirable.

If you would please schedule these subtasks out and let me know time and manpower requirements by Tuesday afternoon, I can then put together a reasonable schedule on time and manpower for the job.

At present it looks like there will be more money in the kitty for R & D than was originally scheduled. I'll know more on that Wednesday morning.

A. Subtask IV - Circuit Development

1. Determine masking and other limitations on die size for a function (R & D) (Comp. 17 July)
2. Recommend final basic gate configuration and physical structure (R & D) (Comp. 17 July)
3. Deliver 30 good units - basic gate structure in multi-lead TO-5 cans. (R & D) (Comp. 17 - 24 July)
4. Determine first preliminary device parameters and rough test specs. () (Comp. 3 August)

B. Subtask V - Basic Circuit Fabrication

1. Deliver 560 good basic 3 input gate structures. (R & D ?) (Comp. 21 August)
2. From test results deliver preliminary d-c test spec. (R & D ?) (Comp. 19 September)

C. Subtask VI - Packaging

1. Starting with a package description of a flat (microbloc) TO type multi-lead package on 17 July, procure and have on hand 1000 good packages - useable for micrologic type production. (Hank Roos)
2. Deliver 100 packages of the type specified in 1. above for use in packaging mockup. (Hank Roos) (Comp. by 24 October)

D. Subtask VII - Phase III - Circuit Development

1. Starting around the 16th of August, upon completion of breadboard evaluation, perform the necessary masking, diffusion assembly and end of line environment steps to produce a minimum of 400 (desirably 450 - 500) good Phase III elements. The Phase III element will be the most complex one in the family. ()
2. Fabricate die sort probes as will be needed for die sorting these functions. An electrical die sort tester will be available. A simple classification tester will be available by 19 September. ()

E. Subtask VIII - Reliability Evaluation

Perform reliability evaluation on 350 integrated logic functions as per original proposal from the Reliability Department. Compile and deliver all reliability test results. (J. Farley)


R. H. Norman

RHN:df

○ = ①
× = ②
△ = ③

VISCOSITY VS. FILM THICKNESS

6" spinner, 1600 RPM steady state



Gordon Davis

Reid 6/5/62 *[Signature]*

June 4, 1962

Meeting on contract.

21

Norman
Schultz
Grogg
Ferguson
Humb
New

Ground rules:

1. It will use existing technology. This means existing μL technology. Can consider Bander E resistors as a possibility.

RHN thinks he has ^{partially} money that can be used for extra R&D. This is true because of the lack of need for packaging.

The element that RHN would like to consider as the most complicated is 15Kstar, 6 mode, 6 base resistor shift register stage.

Type of driver (DCTL, TTL, ?)
Max size, etc.

Anderson will work full time on phase I

A set of bit elements can be given to RHN
RHN will then ask us to ^{package} and reliability test.

Johnson - Feb + Note on organization comm

Should have:

- 1. Concentration camp.
- 2. Spikes
- 3. Nest
- 4. Electric beam + another working

Exhibit - Pit

- 1. Map
- 2. Map
- 3. Plan
- 4. Plan

Available for review

- 1. Allen tank sensor system
- 2. UHV
- 3. Expendable (?) no of samples
- 4. Sensor - old one
- 5. Summary
- 6. Labels
- 7. Labels

June 5, 1962

Project ROBE meeting

Min View
Hill
Fort
Roder
John Davis

San Rafael
Munn

Blatt 23
Munn

Hill:

- Recap: Old facts
- 1. Pinholes free oxide exists after 1st oxide (
 - 2. " " " on normally contaminated oxide
 - 3. Oxide etch appear to make pin holes (appear to be selective)

New facts:

Roder:

- 1. Sander confirmed Roder no pin-hole
- 2. None of a group of strong (and weak) acids for leaching made pinholes
- 3. NaOH did, however, dissolve the pin holes.
- 4. No pin holes at the step between oxide, both with and without predep.
- 5. Coat wafer, expose whole surface, oxide etch per usual, clean, O_2 . Pinholes on the KPR side, none on black wax side. There were
 - a) at very high density
 - b) in a pattern over the surface of the waferThis used std. 4200 KPR.
- 6. As a side experiment, one wafer dropped on the floor just before exposure. It was carried on. It showed $\times 5-10$ increase. (Under dark field a large # of white spots appear. These are mostly not pinholes).
- 7. After 10 min of O_2 etching all the pinholes that are going to develop or larger exposure.

Davis:

- 1. Taking a constant coating cycle, but with increasing viscosity (i.e. increasing thickness) the incidence of pinholes decreased monotonically. ~~etc~~

ROBE, cont.

From cont. There is no evidence that the particles concentrate at the edge of the device.

Suggested approach:

1. Study particle formation in particle in film.

2. Analyze those particles that are contained by the mask only.

From this we should get the history of the particles. This is not the case in the present situation.

Meet in 2 weeks again @ 2:30. June 19th.

June 11, 1962

Macrella, Joyce, Grinnick

We are committed to deliver 10ea of the breadboard chks after environmental test;

We are going to test 300 phase III elements.

The ~ 3000 bit elements and the integrated chks will be made in the Mtn View factory.

General Mtg

Norman	Lee
Spink	Moyce
Spink	John
Bob	Cathol
Moyce	Norm
Blough	Spink
	Foley

Q-I: Deliver a list of functions and chk diagrams

Q-II: " 10 breadboards of each chk

Q-III: " 50 integrated circuits of 1 function (Customer expects this to have been one of the most complex of the chks.)

Estimates have been made on 10 chks needed.


" " " " " making 20 breadboards of each (including bit components cost)

Jay Foley needs many to test. We are contractually committed to make 300. It is not at all clear that more than 50 good ones need be made.

No need for package other than flat 10 - configuration.

Schedule

May June July Aug Sept Oct Nov Dec Jan Feb Mar



26 Rough cost breakdown

	DPD	S/C
Phase I	1600 hrs	100 hrs
Phase II	\$ 6000 material (P.C. work)	
	4500 hrs	4443 3044 hrs
Phase III	1742	2000

Section Meeting - 6/12/62


1. Our mask making capability is approaching 2 masks/day.
We must change our philosophy concerning the use of masks.

We are short alignment ~~paper~~ masks on masks. Mask making will be responsible for getting these on plates. We will try to work with color transpomer (dices) for alignment markings.

Mask alignment is a problem

All substrates on 212

Mtn Ver on their L-frame use



The only advantage is that alignment must be done only once per set of substrates. Disadvantage is that pattern is in very corner.

We are going to put in a 0.1 mil device in the mill.

We have 4 KR/10 Nichrome circuit (covered in SiO_2)

We have done KMER pattern covered in Nichrome to make mill, sharp lines, < 0.1 mil.

June 14, 1962

Farina
Grinich
Ferguson
More

Proj #172

Jobs in progress:

1. Hi Speed ($< 5 \text{ ns}$ @ 15 mW) (10 over the temperature range)

- a) Ni-C resistor
- b) Diff resistor

2. Low power (75 ns @ 1 mW) (25 @ 3 W)

- a) Ni-C resistor
- b) Diff resistor

3. TTG High Speed

4. Radiation chky

5. $\mu\text{L-I}$ Redesign / quick $\mu\text{L II}$

6. Hit device


7. PNP ring counter

8. Diff. Amplifier

9. Memory

We are trying to do 1a and 2a with the same geometry except for the Ni-C resistor shape.

On the B under E resistor, we have made a few.



We will get the distribution data on the B under E resistor. This is useful only with regular μL diffusions.

The present μL has a built-in 20% loss from our old tolerances on V_{BE} & β_{FE} .

The big question is - should we do a re-do on μL now?

The epitaxial is a long way away because the supply of good epitaxial material is not in good shape.

It

∴ What does our schedule look like?


"Familiar"

1. Low power gate (1mar)

2. High speed gate (5ms @ R.T.)

3. Additional bit components

- a) ~~Broadband~~ resistor resistors E/B
- b) Nichrome resistor (from 1)
- c) MOS capacitors (from off radiation)
- d) Low power Kater (from 1)
- e) High speed, epitaxial (from 2)



In order to do this is imply that
 the epitaxial growing start being set up by Jan 1
 " Nichrome separator start " " " Jan 1

June 14, 1962 - McQuinn's film movement

Make think that the big system are in
possibly a very useful one


256 words X 50 bits/word reasonable.

SyA on speed is ~100 ns cycle time

(By comparison the Burroughs are in keeping to 5 Mc, IBM in the (100 ns class)

Approx to 100 ns per frame

a picture, of the order of 100 ms.



The Burroughs looks like ~100


Switch ~ 1/2 amp, 10ms rise time

Models are not new on Technology?



Start

Stop


- Perkins
- Ed
- Walt
- Frank
- Campbell
- John
- Program
- More
- Ground




MEMORY SPOT & CONDUCTOR LAYOUT




Could be added after. Might be Teflon, for example.



MEMORY PLANE SECTION



MEMORY BLOCK DIAGRAM



MEMORY TIMING CHART

June 15, 1962 PL situation review

Spahr
Hoge
Blough
Farrin

mt problem: (listed order)



- 1. Pinholes - cleared up by spinning, etc
- 2. Bonding - eliminated by going to scribing
- 3. Metallization opening up.


a) Just statistical - Al scratches easily - Optical inspection
 b) Metal was knocked off during the marking operation (Metal rebound)
 - Improved preparation inc in bond strength & more inspection

4. The S-element

Pretty good luck on B-stepping (no inverters)
 Bad yields on C- " had several problem including no cut out
 D- " (new pattern, no scan, open h's, 1 mil collector)
 This had low α_f .
 The 1 mil collector was ok.
 The big change was that the 2 mil resistor had too small contacts and this seems to make $\sim 50\%$ increase in α_c . The α_c and α_b went in opposite directions.

D still gave better than C, but just after this the β of the base diffusion drifted up.

The E-stepping was  instead of , but with everything the same - ie, wrong collector

The F is like , but with longer ring by $\frac{1}{2}$ mil. Also at

The Z-stepping uses a complete redo - longer connections to isolation, etc.

The best we can expect to the "A" spec accepting $\beta = 40-150$ is

all except G (F/I = 2)	= 60%
G F/I = 4, F/E = 3	= 50%
5	= 40%

June 14, 1962
7 hr PPM/M - Small Geometry

Feysman
Frank
Mun

- 1250 — they are doing development
- 1321 ISO —
- AGC demo (0001) — (Development comp ~ Sept 1)
- 1ms C — not in disc. yet
- Inf ET (FET-2) — Blast on
- Small student (3010) — in Mtn View
- 1221 (~200mc@500M) — being evaluated by
- 0002 (1w@500mc) —

Does the inclusion of an "oxide" over the inclusion of Au. JPF CTS

Ad stop P.P. "oxide" change with the inclusion of Au. JPF?

Does the $BVCBO$ ratio change with the inclusion of Au. JPF?

Does the use of Sb RTs diffusion on the epi substrate

make for lower charge without problems. (due to IBM spec for the applicators)

RD must get ahold of the IBM spec (due to IBM)

RD will develop a ref. device for this family in the 3-4 μ s time scale

Small geometry p.p. meeting

June 15, 1982

Everybody here
(24 people)

1244 - Use to replace 1240, 1243 as material problem disappears.

1211 - By July 8 get 2-3 strips of ~~diffusion~~ ^{debris} and can 1211 ~~to~~ replace 1210?

Header problem is rough! (single island TO-18 is still in ~~use~~ ^{air})
We presently use the bridge.

1321 + 1324


1321 is running - short on volume, majority base is running.

This has developed a yield problem - VBE (problem has occurred)
The 1321 is 13v V_{CEO} max

1324 - 40v V_{CE}s needed to make 15v L_{V_{CEO}}

$$\frac{40}{15} \text{ at first} \rightarrow \frac{40}{12}$$

3011 → 5 runs at Mtn View are all dogs !!



Thermal resistance is also a problem

3010	{	30 mil	C	47°C/watt
		30 mil	A	77°C/watt
		45 mil	A	70°C/watt

4200	A	47
	B	72
	C	27

1250 - Red table meeting p.p. and simultaneously holding part of day

1221 - We will develop a transfer memo & disc.

U-1, U-2 - We will make on noise and do all job until
the problems are solved.
Mty will maintain a regular, limited assembly.

INTER-DEPARTMENTAL CORRESPONDENCE



To: List

CC:

DATE: June 18, 1962

SUBJECT: Project Review Meeting (#162)
Silicon Epitaxial Service & Research

FROM: C. T. Sah

A project review is scheduled at 1:00 P. M. Monday (today) in my office.

Verbal project progress report will be given by E. Yin and H. Wigton separately on the works done including:

- (1) High resistivity film both n and p type
- (2) Film-junction, both n on p^{np} on n
- (3) Control and uniformity of layer thickness and resistivity of the above film.

The discussions should include:

- (1) Requirements from Device Development
- (2) Brief discussion of method and apparatus of growth and doping
- (3) Number of runs made, yield, variation and spread of characteristics of film
- (4) No. and percent of successful runs and material delivered to Device Development.

The run data should be summarized from the actual run sheet.

C. T. Sah

CTS:jt

List:

E. Yin
H. Wigton
P. Ferguson
P. Lamond

June 18, 1962 — Epitaxial problems - Si
Project 162 - Review

Sah
Wigton
Yee
Ferguson
J. Parker
Samuel
Mason

35

Ernie Yee on recent dev. dev. requests.

On NN⁺:

There is still a correlation problem

For example, on high ρ NN⁺

#	Actual*	Recorded†	Channels?	Problem
3-146	80	180 (160-200)	no	No correlation
2-146C	50-60	120	no	(mislabeled - should have 55v)
3-180	60-80	120	no	
3-126	60-90	240	some	
3-135	60-80	280	some	
2-146A	100	120	no	

* Just after base diffusion (~22 μ deep) \bar{c} planar diode.

† Just a heavy B prep. and mesa diode.

⊙ Gay & Ernie will do a correlation of evaluation results.

In the lower range (~50v) the correlation is very much better.

Gay need 150-200 volts B_{100} junctions in the device, except he really only needs high ρ low.

— In any case, we ~~will~~ get a channel that is different from the std. channel in that the channel does not disappear upon HF treatment.

Split runs with regular material show more on regular material.

⊙ These would be good to study with the field effect experimental structure!!!

It looks like there is a P layer on the surface.

Gay will try Pirou's etch.

@@@ I should issue an instruction that all developmental devices must run through in run using material from Peterson's area.

Large area, high resistivity material

Problem is basically pyramids.

We do fair on Merck - avg 23 devices per starting wafer.
On our stuff we run run 100% E-C shorts, even though we have some good CB junction after base diffusion.

1. Std material

2. Rate of speed

3. Technology control

- a) Pyramids
- b) dipped substrates
- c) control of thickness
- d) channels, etc.



FAIRCHILD SEMICONDUCTOR CORPORATION

TO: Martin Oudewall

DATE: June 14, 1962

FROM: Norman Peterson


CC: P. Lammond

SUBJECT: Material Supply for Device #7000
Purchase Order #MV 17258

P. Gupta
C. Sporck
F. Bourassa
M. Judge
W. Wheeler

A meeting was held on June 14, 1962 to evaluate the material supply situation for the 7000 device line. Representatives of both Fairchild and Merck attended and although no decision was reached regarding supplying production quantities for this product, the following program was outlined.

1. Merck presently has no inventory of 7000 type epitaxial material.
2. Merck will produce 50 production wafers and submit for our evaluation.
3. We will photograph each wafer surface and note evaluation rework on back of each photograph.
4. If we feel surfaces are reasonably acceptable we will send 25 wafers each to R&D and Mountain View, and will notify Merck, in order that they can produce an additional 50 wafers.
5. R&D and Mountain View production lines will retain the identity of each wafer for comparison to Materials Department evaluation.
6. If we feel the surfaces are unacceptable we will send 25 wafers each to R&D and Mountain View, and will notify Merck, but Merck will produce no additional material pending the completion of the line evaluation of the first 50 wafers, and as a result thereof, the mutual agreement of wafer specifications for the 7000 product line.
7. Earliest possible delivery date for the first 50 wafers is July 9, 1962 to Fairchild Materials Department.



Norman M. Peterson
Manager, Materials Dept.

NP:sc

1. Diode headlam correlation on existing diode

2. Split wafer evaluation, as whole run

3. Make ABC device material ~~from~~ by putting



4. Gary will try etching

5. Channel needs probing

~~Probe~~
~~etch off a little~~

June 19, 1962 - Project ROBE
(See pp 23, 24)

Hill
Yost
Roder
Davis
Brown
Feyers
Moore
Fols
Engval

Old business:

1.

2. What is the mechanism to make pin holes in KPR?

a) In the regular KPR there appear to be a large concentration of bubbles or blow-holes on the junction.

b) In the thicker film (3:1) it seems that there are fewer.

New:

1. Pinholes associated with masks.

2. 1st approximation to std technology.

Imperfection
Pinholes in masks - pictures taken on shadowgraph (with frosted glass illuminator).
of new masks.

Sam points out that the examination under diffuse light is not too critical.

̄ 49 cs. vicinity 1.3 l.l., 1.2. center 1.1 μ upper right ← Coating thickness

Criteria:

1. "Pinholes" - A subjective count of structural features in oxide.
2. Oxide removal
3. Pattern definition

Compare 4 development systems by 1, 2, 3.

The results are not clear-cut (to say the least).

Exp (sec)	Dev.
1. 10	1. Eastman 2 min, xyl - 15 sec
2. 20	2. " " " " " - 30 sec
3. 40	3. TCF 2 " " imp - 15 sec
4. 60	4. " " " " " - 30 sec

Probably best compromise 20 sec and #2 developer.

ROBE, cont

Roder: Surface effects on pinholes in oxide

The original oxide is always pinhole free.

The KPR coated experiment compared

a) Mech. polished by disc tech

b) CP-6

all cleaned together, oxidized together, etc, together

2.3/patten on chem (max run 10-15 compared to 730 before)
0.49/ " " mech polished

Plans: (for next time)

1. Continuing the engine - development system

a) Engine more system

b) better on one pass

c) Optimizing this system

2. Is KMER a necessity? (The factory is starting on to KMER)

3. Implementation

a) for user prep, 1st draft of standardization techniques

b) Pinhole reduction, - data will be in.

My Aunt Al
metallurgist to T. L. Bond
Aunt Al

56-800

June 21, 1962

- GATs Project Review

Spencer
Wright
Schulenberg
Goh
Mans

39

1. On Steve work

Aim at study of $TiO_2 - SiO_2$ codposition for
a solution in 3 mo, if possible.


Use other time to tackle making a good GATs book
and get diffuser data.

2. On Schulenberg's work

June 21, 1962

Norman
Scissin
Bogart
Ferguson
Moore

Elements



+ Buffer using all $T_1, 1/2$.

go go go! on R we will help.

Relative number

600 R/2

200 A/2

150 Gates


50 Buffers

INTEGRATED PREAMPLIFIER - DESIGN OBJECTIVES


1. Supply voltage + and - 10 volts
2. Gain 1000 min open loop.
3. Gain at 20 KC (Figure 1) $160 \pm 50\%$
6 db/octave
roll off
4. Output impedance less than 10K
5. Output dynamic range 7 volts peak to peak
minimum
6. Gain polarity positive or negative
depending on external
connections.
7. Input referred
voltage drift Less than 10 mv with
50 K source impedance
and from -55 to + 100°C.

VAX = TFX extension. Inertial machine for Navy
(They "have" 10 systems) - ~~15~~ 15 systems F-110.

Integrated Preamplifier



Integrated Preamplifier Tests.



Condition A: $R_1 = 20K, R_2 = 10K$

Condition B: $R_1 = 200K, R_2 = 100K$

CONDITION A

BIAS CURRENT

$$B_1 = 5.6 \mu a$$

$$B_2 = 6.9 \mu a$$

for both COND.

Output GAIN

TEST

3 MEG IN R_1

just saturates output

FREQ	V_{IN} IN MV	V_o #1 PEAK/PEAK	V_o #2 PEAK/PEAK	GAIN $\frac{V_o \#1}{V_{IN}}$	GAIN $\frac{V_o \#2}{V_{IN}}$
500 c/s	2 MV	3.8 V	175 MV	1,900	87.5
1 KC	" "	3.4	155	1,700	77.5
2 "	" "	2.4	110	1,200	55
4 "	" "	1.4	65	700	37.5
10 "	" "	0.60	27	300	13.5
20 "	" "	0.28	15	140	7.5
40 "	" "	0.15	8	75	4
100 "	" "	0.05	3	25	1.5
200 "	" "	0.02	1	10	0.5
400 "	" "	0.005	—	2.5	—

CONDITION B

BIAS CURRENT

$$B_1 = 0.67 \mu a$$



$$B_2 = 0.9 \mu a$$

$$R_1 = 200K$$

$$R_2 = 100K$$

FREQ	V_{IN} IN MV	V_o #1 PEAK/PEAK	V_o #2 PEAK/PEAK	GAIN $\frac{V_o \#1}{V_{IN}}$	GAIN $\frac{V_o \#2}{V_{IN}}$
500 c/s	2 MV	3.25 V	150 MV	1,625	75
1 KC	" "	2.8	128	1,400	64
2 "	" "	1.8	85	900	42.5
4 "	" "	1.05	47	525	23.5
10 "	" "	.44	20	220	10
20 "	" "	.215	10	107.5	5
40 "	" "	.105	5	52.5	2.5
100 "	" "	.040	2	20	1
200 "	" "	.018	—	9	—
400 "	" "	.002	—	1	—


DC DRIVER



BLOCK DIAG. of CKTS. SHOWN ABOVE

FIG I

I. ARRANGE FIG. I IN A CLOSED LOOP CONFIGURATION WITH VALUES SHOWN BELOW



II THE FOLLOWING ARE TEST DATA COMPILED FOR THE CONFIGURATION SHOWN ABOVE

FREQ.	DEGREES ϕ SHIFT	GAIN	MAX V_{PP} ACROSS LOAD WITHOUT DISTORTION	LOAD
100 c/s	0	2.5	40 V _{pp}	2K
1KC	0	2.5	"	"
5KC	0	2.5	"	"
10 KC	2°	2.5	"	"
15 KC	5°	2.5	"	"
20 KC	7°	2.5	"	"
25 KC	7°	2.5	"	3K
30 KC	7°	2.5	"	4K
40 KC	8°	2.5	"	7K
50 KC	9°	2.5	"	10K
100 KC	10°	2.5	"	50K

III. OPEN LOOP VOLTAGE GAIN; A_{OL} .

$$A_{OL} = \frac{E_o}{E} = 500 \pm 50\% @ 1KC \text{ INTO NO LOAD}$$

IV. CLOSED LOOP OUTPUT IMPEDANCE Z_{CL}

$$Z_{CL} \leq 200 \text{ OHMS } @ 1KC \text{ INTO A } 10 \text{ mA LOAD.}$$

June 21, 1962 - Letter Custom projects

Boz
Galiam
Hinkle
Richard

Harina
Ferguson
Moore

Integrated preamp and driver for VAX. It looks like Letter will get the machine -
10 machines on dev. contract 250 / syst per, 60 / syst driver
F-110 program, min 1500 systems (100 per system preamp)

[The hooker: To get into F-110 board must cost \$250.
4 preamp 2 driver 2 other driver 4 other units
+ 20 other components (R's & C's).]

Time scale VAX program done - 1 year from now
For F-110 program ASAP - 1st prod. in Jan or Feb.

We must propose what we can do.

Let us say we will do the preamp.

5000 units @ \$300,000

150,000 " @ 3,000,000

Delivery - start @ 1000/MO in 12MO.
Sampler in 9MO

R&D sampler ≤ 100 total shipped.

Sept meeting
Masking meeting June 22, 1962

About up to date on coordinagraph.

Copy camera work is up to date.

S.R. should be on air by Monday. We are limited by size to $\approx 1.05''$ center to center.


Mtn View is redesigning to make a duck with 6 position only.

10 position jiggling and individual pattern scribbling
design about complete
3-d wheels to get.

July 2, 1962 - Meeting c

R. Norman
Bill Scisim
Ho Bobb

The schedule was



There was a meeting last week including the following to discuss this problem: Noyce, Bay, Graham, Phelps?, Spork, part in JPF.

This discussed this problem as a main topic - it was brought about by a discussion request from DPD on 600 R's or eq. by Dec

Questions to get answered:

1. The R-stater
2. What is max feasible acceleration?
3. What is quantity or time possibility?
4. In addition Howard needs quantity prices. These he will get from

Meeting ROBE - Small Meeting 7/3/62

John
Bill
Roger
Mason

Focus on thickness selection:

0.6 mm - (original is ~ 0.3)
1 May

This is with 30cs average with 6 "opinion"

With the thick ~~plate~~ coating the etch times seem to increase
spec from 15 min to 25 min.

This sounds N. Joby - JPF suggests means rate in time more.
Dev. 2 min TPR developer, 15 sec Kylon developer
Recent test 2nd week: \rightarrow 233CS (opt. in 1st)

development 2 min in TPR, 30 sec in Kylon
TCF developer to clean back.

RECEIVED

JUL 19 1962

GORDON E. MOORE

FAIRCHILD SEMICONDUCTOR

Inter-Office Correspondence

To: G. Moore D. Yost
P. Ferguson R. Brown
G. Davis D. Kobrin

July 16, 1962

From: Paul Hill

Subject: Minutes of July 3, 1962 R & D Meeting
on Standardization

The full attendance meeting was rescheduled for July 17, 1962 due to lack of new results since the prior meeting. However, Gordon Moore asked that a short discussion with G. Davis and P. Hill be held anyway to keep him up to date on progress of runs started.

Major Discussion Points

1. Exposure - Development System:

- a. Program has been selected from those previously under consideration.
- b. It is being optimized for specification inclusion.

2. Oxide Etch:

The use of elevated temperature etch bath is being checked. The advantage to be gained is faster cycling time and less risk of KPR lifting.

3. Criteria for Masking Evaluation:

The Process Development method of relative pinhole density is acceptable as a count procedure. Electrical counts will be those parameters associated with breakdown and the like, while Beta, softs, punch-through, and the like will not be counted.

General Comments

1. KMER may not necessarily be the answer to metal masking problems (Moore).
2. KMER will be compared, and data from E. Shideler concerning his routine use of it will be reviewed and reported on at the July 17 meeting (Hill).
3. Masking "standardization" may be best handled as one procedure for large geometry best for pinholes, and a second for small geometry resolution (Moore).
4. Resident time or inventory accumulation and effects on pinholes and overall yield reduction was discussed. Current processing times were not known, but 6-7 weeks to die sort were

Minutes of July 3, 1962 R & D Meeting
on Standardization


From: Paul Hill

- 2 -

July 16, 1962

observed as little as two months ago.

5. Controlled ambient masking (within a drybox system) was discussed. Gordon Moore recommended immediate follow-up on Davis system by purchase of ready built system. This is considered vital engineering follow-up on pinhole yield work done by this group. Process Development is charged with obtaining this type equipment for further development of higher masking yield implementation.
6. Next meeting is scheduled for Tuesday, July 17, 1962 at R & D Plant.



Paul Hill
Process Development

Gordon Davis
Process Development

PH:btc



INTERNAL CORRESPONDENCE
FAIRCHILD SEMICONDUCTOR

DIODE PLANT

TO R. Brown
FROM T. Falworth
SUBJECT Test Report on KPR Techniques

RECEIVED DATE July 16, 1962
JUL 19 1962
GORDON E. MOORE
CC J. Berliner P. Hill
A. Desmond L. Punte
M. Garfield T. Roder
G. Moore

Object

To compare turret spinning against flat spinning and etched wafers against polished wafers using:-

~~1. Normal KPR techniques~~

1. Normal KPR techniques
2. 2 layers of KPR
3. Enriched KPR (4 to 1)

Procedure

1. Twenty-Four FD-1 wafers were divided into 2 groups of 12 each.
2. Twelve wafers were etched to a thickness of $120 \pm 5 \mu$, and 12 wafers had one side lapped and polished to a thickness of $120 \pm 5 \mu$.
3. Both groups were cleaned and then oxidized in a boron oxidation furnace for one hour @ 1200°C (4 to 5 hinges of oxide).
4. The wafers were then divided into 3 symmetrical groups of 4 etched and 4 polished wafers.
5. The KPR was applied in the following way.


Group	Method
A	<u>Standard KPR Technique</u>
	2 etched and 2 polished wafers were turret spun
	" " " " flat spun
B	<u>1 layer of KPR was applied and dried and then another layer of KPR was applied and dried.</u>
	2 etched and 2 polished wafers were turret spun
	" " " " flat spun
C	<u>One layer of enriched KPR (4 to 1)</u>
	2 etched and 2 polished wafers were turret spun
	" " " " flat spun

Note: Tests A and B were done using only one KPR bottle.

6. All the wafers were then exposed to light and baked.
7. All the wafers were then mounted on glass slides using black wax and the fronts etched in oxide etch for 20 minutes.
8. The wafers were then dismantled from the wax, cleaned, rinsed and blown dry.
9. All the wafers were then etched in a chlorine furnace at 900°C.

Note: The above steps were carried out on the same day using one pair of spinners operated by a production girl. All the remaining steps were carried out by an engineering aide.

10. The wafers were re-examined and the techniques evaluated. The evaluation was carried out as follows:



A central strip in each wafer was divided into 15 $1,350\mu \times 1,350\mu$ squares, and the etched bits in each of these squares were then counted and tabulated.

Results: (Lack of time forbids me to print these results, these may be seen on request.)


Conclusions

1. Irrespective of type of KPR application (3 types tested todate) Mechanically polished wafers have fewer pin holes than etched wafers. In the ratio of 1 to 2 approximately.
2. Irrespective of type of KPR application (3 types tested todate) Turret spun wafers have fewer pin holes than flat spun wafers. In the ratio of 1 to 1.2 approximately.
3. Two KPR layers have less pin holes than the two other KPR techniques which were investigated, that is less pin holes for both etched and polished wafers.

Recommendations

1. With the present evidence at hand, polished wafers should be preferable for KPR work
2. Turret spinners should be further investigated and the spinners mechanically improved.
3. Two layers of KPR techniques should be investigated and various types of KPR tried.

TF: Tw


T. Falworth
Process Engineering

Typical Etch Pits Count.




Fig 1








Fig 2

56-800



$5000 \Omega / \square$

$R = \rho \frac{l}{w \cdot d}$

$5000 \Omega = \rho \cdot$

$\rho = 5000 \Omega \cdot 3 \times 10^{-7}$

$\rho = 15 \times 10^{-4} \quad \underline{\underline{1.5 \text{ m}\Omega\text{-cm}}}$

7/5/62 - Sat meeting:

10 position jig - drawings by 14th
installed by Aug 1

Agood 24" lens for Bonodal.

S+R camera - had tape control ~~some~~ problem - look at now.
The Japanese lenses are not adequately matched.

Lenses we have:

20 - Leitz 10x

10 - B&L 10x (delivered to be serviced)

27 - Japanese from which to select two steps

10 - B&L from old camera.

We need a set of ~ 0.1 to match.

IBM use fly-eye mask.

Permanent means

Ni-Cr exp. has pinholes - Pallem - not under control.

Still trying:

Both Cr & Pd have pinholes

7/12/62

Discussion ^{abt.} Litter

Ferguson
Farina

1. Dif. amp - abt half the usage
uses a 200 μ C, looks like the
prefer 22.5 v (for standardization)

Must use nichrome resistors.

2. D.C. Drives

Output is 40v peak-to-peak. This is the only
hairy problem.

~~We will try 10v~~

We will take the position that 10v supply (20v max swing)
is the most we can possibly consider for hardware delivery
on their time scale. If they are still interested we will
get together with their decision-making technical people
to work out details.

July 17, 1962 Small Geometry Product Meeting

Spahr	Ferguson
Grumel	Skidler
Santos	Peterson
Shultz	Nguyen
Morse	Boyer
Jello	Tracy
Graham	Yost
Mundem	

Start with July 11 memo

1244 - kill because of material problem - Went, coming for 1210, 1243

1211 - 3 stripes will replace 1210, 1210 out

1321 - ok COC

1324 - out (material) - not even 744 replacement, ~~We will go~~ - Back to R+D

3011 - Make 3010 instead for now. - see owner for change

1250 - Same device as ~~is~~, rewrite the spec.

1312 - To R+D - big 3 stripes, 2 emitter structure - To R+D.

1315 - - - - -

1221 - Test, but switchback problem.


1224 -

~~U-1~~ 0001 -

U-1 - > Marketing needs this one.

U-2 - >

0002 - ?



On 1324 we will select a FT 2368-9 @ $V_{CE0} \sim 10V$.
We will not make a 2N744 replacement.

We would like to make a 1324 ($15V V_{CE0}$), but back to R+D.

Santos says that we have never shot for the $15V V_{CE0}$ stuff.

No measurements on NPN concerning the relatively switching performance of the inside-out 3 stripes, 5 stripes, etc.

R+D will take 1324 questions back for answer. What should the geometry be? Is there a material problem? Does the i_f effect switching times?

If we plugged 50V material in to 1321 Santos thinks that we would make some, but we would lose some on high I sat.

We should do a several month max re-look of the device in this area. It should meet a $15V V_{CE0}$. The IBM version of the 744 should be considered in the process.

The 3011 was aimed at 35V LV_{CEO} (120-170 v die).

THB suggests run 3010 to get units for 1244. Run epitaxial on top if material available.

The R+D run ran 0.3v V_{CE(SAT)} @ 500ma, 30v LV_{CEO}
Prod " " " " " " " " 35v LV_{CEO}
(This is a no-gold unit)

We will make 3011, 25v LV_{CEO} min.

[Get the story straight on the following:

- 1. Sb-doped substrate for epitaxial
- 2. Program on Sb diffused substrate

On the 1250 we have 14,000 using no Ni that have high leakage ready for classification. Several runs using Ni will be there shortly.

1221 - We made 5000 by mistake (no Au in 1321). The present material used for 1321 R+D was going to make die and supply Kifer memo.

We would like to compare TC 1211 \approx TC 1221.

0001 - TV - try to make 1210 do the job too early to schedule.

0002 - Spec @ 1 watt @ 500 ma. It is a 1221 (1210) diffused using 50v BV_{CEO}. Some life-test problems

U-1 U-2: 15 runs in R+D. 10 are U-1. We know ~~that~~ ^{no reason} that the U-1's should be low noise. There are not even 5 db ready.

July 19, 1962 - Project Review - 178 Magnetic films

Review - Didn't get as far as we had planned
Have done Ni, Fe; Ni:Fe:Co; Ni:Fe:Cu

Cobalt increases H_k and H_c
Cu " H_c , not H_k

Fe-Ni min	$H_c \sim 1$	$H_k \sim 3$
+ Cu	2	7
Co	2	3

We probably want higher, say 7-10 for H_c .
We want higher than other people because we want smaller dots.

The present process

1. Clean { Cr_2O_3 out
 Ca^{++} & H_2SO_4 wash
rinse
activate
2. Bake in vacuum ^{30 min} ($\sim 400^\circ C$, filament heater on, He circ on) and a W-wire to heat to $\sim 40^\circ C$ for out-gas bell, etc.
3. Cool for 20-30 min
4. Evaporate
 - a) turn on (Substrate @ $\sim 300^\circ$, Gun on, He circ on, etc.)
 - b) remove shutter
 - c) evapor until monitor (resistance) reads properly ($2 \times 10^5 - 2 \times 10^6$ ohm read)
 - d) close shutter
5. Anneal at T of evaporation, variable t & T.
6. Open at $100^\circ C$.

My thoughts

We need:

1. Gross cat $H_c \sim H_k$ flexibility
2. A memory array test vehicle

The mask making capabilities is inadequate for the memory planes we need.

This looks like a one-man full load in the shop for 6 Mo.

Chem expense out of control
Drafting on the ultrahigh vacuum over board.

We are short on electronic instrumentation.

PROJECT PLAN 178

MAGNETIC FILM STUDIES

A. P. Hale

I. OBJECTIVES:

- A. Best practical method and procedure for magnetic film deposition
- B. Most efficient geometry for thin magnetic film memory elements
- C. Memory elements compatible with microelectronic elements
- D. High Speed Memory
- E. Understanding ferromagnetic material.

II. PLAN FOR LAST SIX MONTHS OF 1962 TOWARDS OBJECTIVE A

- A. Evaporation of films with main emphasis on tighter control of process to maintain uniformity.

- 1. Annealing
- 2. Cleaning
- 3. Masking by mechanical and etching techniques

- B. Electrodeposition

- C. Vapor Deposition (if time permits)

TOWARDS OBJECTIVES B AND D

- A. Memory planes as per Harley Perkins' plan(s).

- 1. Evaporated ground plane, dielectric, permalloy, dielectric, 1st conductor.
- 2. Mylar or like and conductor by evaporation or electrodeposition.
(Indefinite at this point)

TOWARDS OBJECTIVE C

- A. Small array on wafers. Evaluation for uniformity as well as other parameters.

- B. Start on integration if time permits

TOWARDS OBJECTIVE E

- A. Domain Observation

- 1. Bitter's technique
- 2. Kerr magneto-optical method
- 3. Hall μ probe mapping (maybe, if time permits)

- B. Stress and strain measurements

- 1. Magnetic films
- 2. Dielectric and metals if time permits

- C. Electron microscopy of magnetic films
 D. Study of fundamentals (to include magnetometer - do we need it)

III. PERSONNEL

A. Hale	85%
P. Ferguson	100%
H. Yee	100%

Other		~ 3,000 hrs.
1. Analysis		150
2. Shop (<i>Monthly for service</i>)		500
3. Masks, etc.		300
4. Electron microscopy		300
		<u>1,250 hrs.</u>
	TOTAL	<u>4,250 hrs.</u>

IV. EQUIPMENT

A. Ultra low pressure system in construction	\$ 5,300
B. Kerr magneto-optical instruments	2,500
C. Hall μ probe (?)	2,000
D. Vacuum System (Vactite, ordered)	<u>8,000</u>
	\$17,800

*Both vac. service
already ordered.*

APH:jt

7-19-62



D. Study of fundamentals (to include magnetometer - do we need it)
C. Electron microscopy of magnetic films

III. PERSONNEL

H. Yee	100%
P. Ferguson	100%
A. Hale	85%

Other


- 1. Analysis
- 2. Shop
- 3. Metals, etc.
- 4. Electron microscopy

3,000 hrs.
150
500
300
300
1,250 hrs.
4,250 hrs.

TOTAL

IV. EQUIPMENT

\$17,800	D. Vacuum System (Vactite, ordered)
1,08,000	C. Hall probe (?)
2,00,000	B. Kerr magneto-optical instruments
5,300	A. Ultra low pressure system in construction



July 19, 1962 - Epitaxial layout

51

I. Evaluation of uniformity of given run of ~ 30 wafers

a) disk breakdown

b) thickness variation

c) impurity profile - Ga method, capacity

d) studying of each substrate

Sch
Wright
Kodes

II layer: Mn^{2+} , 5μ , $0.5\Omega\text{-cm}$

III

Cont on July 20, 1962

1. Epitaxial Probe, mask, Ga furnace, etc.

OK

We must check out our tools - but this should be done with good material

1. Measure profile of one wafer by Ga & C comparison.

Schedule:

Run of undoped silane on regular substrate.

Ga furnace going

July 20, 1962 - in city product planning

Philip summary report:

AT-1 - looks like some volume in development

At looks like opposite volume in development. At
end of the day still no report comes in, he got
interrupted.


looking for 5K note 1/2 and
" " on list / week
in Sept.

Michelle looks like A 2500
B next qtr. at the Sec. level.

De die yield on 5 m ~ 10%.

De MR 100 element has no many look or appear in elements.

Charlie Pong's thinks we will run 75% ML element to (A+B) paper




July 23, 1962

Maure

Further
Solt
Gysel
Maure

Most promising to date is harmonic generation:


Can consider a box



a frequency multiplier box, single knob tuning

This is a not presently available black box - because it is broad band.
Present SFA is a few to

For typical case in lab multiplying 1 to 3 FMC



We are nominally a month from knowing where we sit.

Mfg needs quality mechanical production - mostly machining

54 Discussions c. Kappel & Givich abt dist. type products July 23, 1962

Big list

Small packages

Others

- | | | | |
|------------------------------|--------|-------------------------------------------|------------------------------------|
| 1. DVM (in 1/2) | | 1. Const current source RTF | 1. Pressure Xducer family IS |
| 2. Densitometer | I.S. | 2. U-2 Op. amp RTF | 2. Optical displacement Xducer RPD |
| 3. FET VM | R.P.D. | 3. 0-drift differential amp. RTF | |
| 4. Ramp generator | RPD | 4. Differential to Single Ended RPD | |
| 5. EDM | RPD | 5. D.C. \rightarrow D.C. Transformer IS | |
| 6. Sub decade amp | RPD | 6. Voltage to current converter RPD | |
| 7. Sweep frequency generator | RPD | 7. RC active filters, LRP IS | |
| 8. μ tape system | IS | 8. Std cell replacement RPD | |
| 9. ESP | IS | 9. Temp. Xducer RTF | |
| 10. | | 10. Log amp (needs thought) RPD | |

Legend:

RTF - ready to fly

RPD - " for product development

I.S. - Investigative stage

N.B. - Needs breakthrough

In addition we should consider μ wave stuff.
~~Other transistor production equipment.~~

BIG MACHINES

1. DVM (+ accessories)
2. Ramp Generator (Function Generator)
3. Lab Decode Amplifier
4. Sweap Frequency Generator (Low Frequency)

SMALL PACKAGES

1. Constant Current Source
2. V-2 Op. Amplifier
3. O-Shift Differential Amplifier
4. Dif. \rightarrow Single Ended
5. Voltage \rightarrow Current Converter
6. Std. Cell Replacement
7. Log Amplifier (Crystal Oven)

Inst. Mtry - Renew July 23, 1962

Masters
Hull
Spick
Simp
Bay
Hagd

Rund
Nen

55

their products:

	Price	J-D	J-D	Supply	
Model 10 - LV of 0, 1, 5 tester	2K	2	12	1	
Model 20 - Low leakage 1 μ A \rightarrow 10 μ A	2K	11	12	3	
" " wide range 1 μ A - 10 mA	3K	0	30	0	
Model 50 - hFE pulsed to 1 amp	5K	32	48	8	\rightarrow but ~10% profit.
50a - to 10 amp (probably mch + 15K)					
Series 100 - Diode tester	38.5	0	6	0	short feeder
300 - Tester & diode less leads	25K		16		
200 - auto tester (w/ parameter)	38.5		6	1	
Series 500 - Readout tester (w/ lead by)	33-37K	6	9	0	1 complete, 2 half complete
Series 900 - Punch card & Data log					

Sales prices are generated as follows:

1. Unit forecast to get \$ request.



We will do a job to crank out V-2 op amps and 0-drift diff amps. Ed will cooperate on the packaging.

In 6 weeks we will have 1st 10 ea. of these - i.e., by the middle of Sept.

July 23, 1962 ROBE

Davi
Hill
York
Moore

Implementation of masking is in the mill.
Will be in in three weeks.

It is shown that polished papers have fewer KPR pinholes. Paul Hill
is strongly in favor of going to polished papers

KOR should be considered - this is a new high speed, wrinkle light
sensitive material.

— In the new KPR room in Mtn View there is a
completely enclosed line!

Why doesn't Hill know this?

July 25, 1962

San Rafael

Grinch
Bag
Patched Leads
Brown
FeynmanSpork
Graham
Beadling
Dunell

Review of diode products:

FD-1 ^{50,000}~~75,000~~ seals/day 10.8¢ prime 50-50 (20m)

Some indication of forward drift on life for weeks 22-25. Up to 1.5% failure rate. This is new. It had disappeared after last Oct. Problem seems to be in assembly.

Run 85% FD-100 yield seal to classification.


The visual yield after classification makes 40% of these industrial.

A fair % of the 15% shrinkage makes 30% - ∴ 94% yield.
94% yield to valued inventory.

The visual sort after classification is on the basis of 20 criteria. It finds some (but a small %) of units that we know are reliability problems - (i.e., Sn over Au ball).

[The visual inspection is 500/hr, i.e. $\frac{5000}{75,000} \div \frac{500}{7.5} = 10 \text{ girls}$]

The "catastrophic criteria" are:

- 1) Sn over 0.9 of ball (Must see Au all the way around)
- 2) Cracked dice (obvious ones)
- 3) Washer not on top of ball 
- 4) Cracked glass, glass, not structures

Actually this is not a 100% inspection, but when QC rejects a lot it is 100% rd. This runs to 70-80% of lots.

1-D-1, cont

○ Prime cost data

	Proj for out of foler materials	Σ	Present
After dicing	1880.16 2.1	2.26	Met ^o foler
After seal	1.65 4.19	5.84	4.04 1.8
After clarification	2.05 4.51	6.56	
At end	3.91 5.10	9.01	5.2 5.6 10.8

With the present package we cannot see a major improvement over this 9¢ figure.

Package parts:	1 st seal	
	whisker lead	1.462
	preforms	.385
	gold ball	.180
		<u>3.522</u>

On the ADAM the material looks like ~~3.5~~ 4.2¢, ~ 2.5¢

Studs (2) .575 = 1.15

Glass 0.215 .215

leads (2) 0.301 = .602

1.957 - right now

The prime cost forecast for end of Dec is 11.3¢

J-2

Running at ~5,000/day seals

Prime cost runs 15-16¢. Difference in yield.

yield runs ~50% FD-200.

Drop for leakage > run; BU < 200v.


~80% is salable (or 94% for the FD-1)

There is a problem with drift of final leakage
~~shift~~ with time that makes the quality of lots unpredictable.
 This problem has been with us ~~from~~ always.

No data on the bonded units or on ADAM units.

Most of these failures came out @ 250 hours of soak at °C.

Data was presented to show that Multiple bond ^{on Au} is
~~better than~~ worse than pulse bond for first 5 min in
 paint shaker



ie, all the difference is in the first 5 min.

* No data was produced on Au balls on Al, single slot.

Hearsey says Multiple better than single on FD-6.

* Data on FD-6 shows shows 750% failed of both Au multiple
 and single in shaker. BUT all for IR, not for balls off.

Ray has preliminary data on ADAM-type die in std. package. It looks good. Problems with large-scale test are:


1. Need higher T solder
2. Must center on die rather than on ball.

THIS LOOKS TO ME LIKE A PRODUCTIVE PLACE TO EXPEND ENGINEERING.

FD-3



Inconsistent on low leakage
30% to FD-300 (2% - 85%)

This looks like too tight a spec for the distribution, not like a high movement incidence.



We are dithered on our own spec. at $t=0$
They also degrade badly, say 15% / 1000 hours.

We have never run many TC's (or ADAMS)




FD-6

The IR degrades

- a) on paint shakes
- b) on operating life (\rightarrow eg. temp strays)

The reverses are all funny



This hunk is 100% real

Run 45% soluble yield. Run 20% to FD-600
 loose on low BV. (run \sim 1.5 pf. - ok
 low forward
 High leakage

Thought to be a material problem.

FD-6, cont

They now groove 100% of wafers, but are trying to get down to a sample. Wafers are sorted to thickness ranges and the diffusion is adjusted appropriately.

Die sort some sounds like the way to fly!

This will be tried on the plate after ball bonding - a time when the reverse characteristic only can be checked.

There are IR degradation problems. << FD-3, pgs 1-27.

John Ready would like "word garbage" about the long reverse characteristics.

On this device it looks like burn-in (power) performs a real screening. - Henry from Q.C. thru Brown.

FD-7 - Shut down

Problems: BU, Fund, z_n , C

Material is running in the lab on the process variables.

1. Dif. time
2. Air from the top

San Rafael has run good material - a long time ago.

If after the next runs come through the problems are still up in the air, then we will consider firing up again and supplying wafers.

FZ-1 Ready to sample.

60% $< .005$

40% $< .001$


~~25~~ $25^{\circ} - 125^{\circ}$

FZ-2

Aim at dice 15 Aug

Chip off Nov 1


C.P. Zener Dice early ~~Sept~~ ^{Nov-1}, End cut on Jan 1



25

50

10



... getting 400 ...
 ... ready, anything
 ... ball bond.

... part of ...
 ... anything ...
 ... Oct - this ...

... pay factor
 ... - my ...

... a qu
 ... write

Sample
 life
 ...

SCR-3 - Problem in getting 400v in both directions. Prices ready, everything else is ok.

Use 5 mil Au ball bond.

Spork suggests making part of power xster group.

Sample meeting everything next month.
JPF is aiming for Oct - this is overly optimistic in my opinion.

Sandia - they pay fantastic prices for large quantities - say \$5 ea @ 125,000/mo.

We will make a quick cut through to try to give them units to look at.

XP-3
~~FD-3~~

Samples to THB
Life test must be done
Find out units by Oct.

July 31, 1962 - Section Meeting

John
Van Allen
Blaine
Egall
Gunter

The new S&R ~~per~~ camera chuck doesn't work well yet - needs rework.

Except for this, it's ok.
Still must focus individual.

Scrubbing, etc, to get to glass - 12 hrs

Copy ~~camera~~ camera - 2 hrs - involves several copy steps

S&R camera - prep to step ⁽¹⁰⁾ - 4 hrs

Stepping time - (4 hrs @ 25 mil)

S&R - the finished master - 12 hrs 1 hr

Submaster from master - 12 hrs or so

→ Working plate - 4-6 hrs

Alignment check - to be eliminated - ~~John~~ (Now taken (day))

Working plate - 8 hrs (~100 plates)

Working, etc. - 8 hrs (~100 plates)

~ 60 hrs/set.

Gunter & John will get 1st order std estimated by next week.

KPR area:

Dot free head is installed

Mechanical mask alignment should be done in ~ 4 hrs.

We are looking at new materials used in PV 01H and 12C and 02 for units

What are criteria for comparing results

- ◀ Definition:
 - cellular
 - ~~cellular~~ cut
- ◀ Finishes (various)

We put together a program plan — cut by unit time

Permanent marks:

Get good definition on G — but some uncertainty.
Can only thing to date.

Nichrome resistor

Feynman

Waits

Feynman

More

Tipp

Lah

Campbell

Tilbert

Reproducibility: (1 mil or 2 mil width)

75% \pm 5% of mean

90% \pm 10%

There were ~ 7K resistors, 1 mil stripes

There is some etch-out problem on 1 mil space between 1 mil and 2 mil patterns.

All resistors the same width in mils. - 1 mil line & 2 mil

One should consider to use of rigid masters.

Aim at 150 Ω/\square . - best compromise between etching and stability.

Accd to Tipp, we should avoid Au on the Wires.

Al^{wire} contacts look "fine". - Data seen - 300° gave 2% / hr

Au don't look so good. - It some don't @ 300°C!

We can use existing R-C network masks to make immediate reliability tests.

We will immediately crank in several runs of resistors to make units with existing masks. There will be left -
 tested a) at 300°C stress
 b) @ 200°C "
 c) on power age

They will represent both Au & Al bonds

62

Meeting 8/1/62 - PL failure discussion

1. AC Sparks have seen in 10 early failures

2. On our life tests of ~~failure~~ results write:



No failure out of 5 in 4500 hrs @ 150°C

" " " " 16 " 4000 " @ 150°C

1 failed ~~58~~ 23 in 4000 hrs @ 300°C at the 4000 hrs reading

appt
Rough
logel
Cone
Smith
Foreman
Mina

Automation - from VHG



The first year on all circuits. The rest for a single representative block from each family.

14 from computer & data processing

4 from inertial navigation

for Aug 1, 1962 - Epitaxial ~~Wafers~~ Prept

Wright
Sch
Koden
Moore

Evaluation tech:


@ 1250°C.

A Ga furnace is being set up. First wafers into furnace tomorrow morning.

Run 1-307 of epitaxial material & recorded substrates.

The following will be measured

1. ρ substrate (center of each wafer)
 - 1a) ρ gradient across wafer known to be low measurable
 2. V_B on layer by B emitter prep on 1 wafer of each row, $\frac{1}{2}$ measured and measured. This was a std. evaluation.
 3. One measure on ~~same~~ wafer each wafer by IR for $t_f^{(IR)}$
Most of these were by "fast scan" which has time limit problem.
Only 2 were done on "slow scan".
 4. Groove and stain two parallel stripes for $t_f^{(stain)}$.
 5. Ga profile at 4 points/wafer - by photo \bar{c}
 6. Meas of substrate difference by pre-work in Ga furnace
 7. Uniformity across wafer by multi cross
1 on row 1, 2, 3, 4 & 1a (out 1) on row 5
 8. Staining front depth meas.
- We will have this: - ~~limit~~ 3 on each, center
405 @ 4 points



Epitaxial, cont.

Pyramids - Can photograph orange peel by vert. ill.

For a horizontal we are getting a quartz - encased graphite for use in a i.f. furnace. We are using the 10KW, dual unit for this.

Next meeting is Wed @ 2:00 next week, Aug 8.

Automatic discussion: Aug 1, 1962

Grimm
Ferguson

Analysis of the problems:

Within my
ability?

Ckt 1: 20K \pm 12% resistor in worst. ^{12 leads} looks fairly good
10 diodes in 2 regions 1 ktr for \approx 102 points
25K Ω in 3 pieces

Ckt 2: no real problems, possibly 0.5W @ 14ma @ 85°C
 \approx 60 points

Ckt 3: Total R = 102 K Ω in 12 pieces 126
8 diodes in 6 isolated regions 30
11 leads 44
4 C's, total 420pf @ 3V ?
2 T's 10

210 + the capacitors

Ckt 4: 66K in 6 pieces 78
7 leads 28
120pf in 2 regions
2 ktr

10
116 + the capacitors

Ckt 5: 26K in 2 30
9 diodes in 2 areas 15
1 Big fat ktr 20
11 leads 44
109

ok

Ckt 6: ~~58K~~ 67K in 10 87
5T 25
12D (2V) 5
5D in 4 regions 20
10 leads 40
~~166~~
177

Ckt 7:

175K Ω in 14 pieces	= 204
5 NPN's	= 25
1 PNP	
1 2D (18v)	= 15
100pf in 3 pieces	
6 leads	= 24
	<u>268 + C + PNP</u>

Clear problem of 27 volts

Ckt 8:

22K Ω in 2 pieces
 2-1613 K Ω resistor
 1-1132 K Ω resistor
 1-1N659 diode
 1-220pf C

Ckt 9:

6K Ω in 2 pieces	= 10
1 K Ω	5

ok

This sees a ^{max} ~~that~~ voltage difference of 15v.
 4 leads $\frac{15}{31}$ points

Ckt 10

16K Ω in 4 pieces	24
1 NPN	5
1 PNP	
5 D in 3 regions	15
7 leads	18
	<u>72 + PNP</u>

Ckt 11

18K Ω in 5 pieces	30
1 NPN	5
1 PNP	
1 D	5
2 leads	28
	<u>68 + PNP</u>

Automation, cont, Aug 1, 1962

Chart 12

16 K in 4 pins	24
1 NPN	5
1 PNP	
5 D in 3	15
7 leads	<u>28</u>
	72 + PNP


Chart 13

set 17 KΩ in 4 pins	25
1 NPN	5
1 PNP (can be v. low β)	
3 D in 2 regions	10
5 leads	<u>20</u>
	60 + PNP

Summary

Chart	Points	PNP	C	V problem	Status
1	102		0		ok
2	60		0		ok
3	210		4 @ 420 pf		probably not
4	116		2 @ 120 pf		?
5	109		0		ok
6	177		6		probably
7	268	yes	3 @ 100 pf	27 volt/msec	NO!!
8	Chart to design				
9	31		0		ok
10	72	yes	0		?
11	68	yes	0		?
12	72	yes	0		?
13	60	yes	0		?

Their program looks like this:



XP-3 Aug 2, 1962

Kabel
Himik
More

1. We have not really gotten in contact w IBM
2. The assembly is a 98% yield type operation
3. The assembly labor input is presently high - ~60 units per hour.
Jack sees only a 2-fold increase.

The new structure & the extra diffusion mask is still needed.

An interesting defect that appears to be due to poor NaOH removal after metal etch was tracked down. This device is the most sensitive we make.

An attempt to get thru is only the a heavier base diffusion is in the mill.

The darlington structure is pretty slow - but solid @ 2Kc

Jack's cost estimates:

	sq. pkg	
Disc	84	M/L
	M	L
leads	1	4
Molds	.1	2
Apogee pot	.15	
Test (98%)		.5

this goes up for a match stick package

84 pf
1.15 M
6.5 L

What is our life test program?

Condition: 100°C in high humidity with operating light.


A program will be laid out.

We will give 10 samples to IBM San Jose. (Square only.)


Meeting Aug 6, 1962 - NPN & PNP

Jarvis
Ferguson
Carlson
Travis
Porter
Thimble
Moss


1. T.I.




2.




3.



4. We have made (TI - epitaxial)



5.



Aug 6, 1962 — Automatic TRX job. (1700 fighters)

Spind
Feyn
Farina

From Farina trip to Automatic last Sat.


Needs parts in June, 1963. (first evaluation samples).
prototype to be delivered by them in Dec '63.

Automatic expects contract in Dec, 1962.



Production after June '64 is estimated at 2,000 differential amp per week.

They will send up bids — 3 or 4. They want price & delivery including a recommendation re: approach.

1. Diff amp — NPN-PNP



VHG says that we will never make this with this chit.




Project Review - Packaging

Aug 7, 1962

73

Feynman
Giviel
Waring
Darmind
Suddick
Brown



Reliability data - good gates

100 hrs

300°C - 5 units

200°C - 5

125°C - 5

Operating temp @ 125°C ambient - 11 units *dry air, acetone* - hot oil

Thermal shock 3 shocks, 3 units -65°C to +150°C

R_{TH} 200°C/watt (free air)
130°C/watt (?) in a lead sink.

Once we get the devices in and get it checked, we have not lost a lead.

We have put ~150 gates together finally. We lose 20-50% on very thin ones. We lose ~10% ($\frac{1}{10}$) on the thick ones.

There is a socket problem.

We are all concerned about the Al lead bonds. No one has yet tried to do the Au lead bond over the oxide. They have a ceramic with backside contact possibility, so (except for solder down) one could try the Au with the present gate.

If we go to the TI size, we are limited to a 65 mil diameter.

JPF - As we now sit, we have a brute-force technique to make packages. Phil thinks we shouldn't put this into the factory unless we are pushed.

VHG says we are presently being pushed.

Package, cont


What reliability testing must be done before we are happy?

Step stress:

1. Thermal shock. Stress: ΔT , T_c held constant
 Indicators: a) Post stress destruct
 b) Radflr (?)
 c)

Independent variable: number of cycles

2. T, t




Necessary to put into plant.

- etch prep work
- Plating
- Hot stage - some modification of die attach
- Lead bond - std Al wedge bond - different avail.
- Ceramic glazing (over air link)
- Test fixture


Special products in starting to pick up the technology.

Assembly techniques which eliminate lead bonds:

1. Contoured leads over die
 Glass over die (low temp)
 Open holes over contacts
 Apply Ag balls (Or Au) or Al metallization or Ag on Al
 Bond or solder Au plated fingers to balls.



2. or replace replace the Ag ball with a metal film opt by KPR mesh



3. Make the bump by plated paper.
 make thin ~~Al film~~ Al - Ag film
~~Make KPR film & holes~~ Actually it need double KMER.
 Plate thick buttons of Ag(?)

(The plating is a good way to find pinholes in the resist films)

Any of the upsidedown ideas are still much further away.

For this we have the ability to put $\frac{1}{2}$ -2 mil films of glass on the paper.

I want to reconvene this meeting with the fellow.

ROBE - Aug. 7, 1962

Hill
Fok
EmptonBloom
Engvall
More

Hill rundown on implementation:

The 4200 is moving into the doughnut tomorrow. They want to change to the new one.

Paul has been monitoring pinholes on the present existing process. He has been looking at the new one in line (with present process)

Looking at 45 mil squares. Often get > 7100 , some as low as 15 (10 at random) Run from 10-60 in new process.

This is the film only. It neglects other problems, for example the surface and the environment.

Experiment made to look at mask deterioration in 500 micron jumps. No detectable deterioration to 300 micron at least by enlarger.

Paul Hill will send me

- the data on pinhole count
- His summary on ~~problem areas~~ defects and their causes.

MetyView is separating B & P diffusion.
Peterson is starting to supply oxidized wafers.

Diffusion:

pl. use all methyl borate
4500 emitter to " "

Probably Methyl borate with BBr_3 backup.

{ For the on-type, there is a trend toward the use of Methyl phosphate with P_2O_5 backup. No consideration to $POCl_3$ because it was thrown out a long time ago on early Brown Eng. data.

Hill will take a look at pinholes ^{in KMER} on KPR in the same thickness.

Art Engvall points out that a monochromatic light source is useful for inspecting the wafers.

Sam on "permanent marks".

We have made some 4200 marks in C.A. They look good.
They won't ~~not~~ be scratched by my knife.

Schedule another meeting in 3 weeks. At that time we should look at the diffusion plans.

Aug 8, 1962

John
Engrall
Van Ness
Blome
Hunter

— Time estimates will be ready by next section meeting. — Hunter & Foh

The new S&R is essentially out of service. We are using the old camera. The guy will be out next week.

Engrall on his program:

~~Problem Metal and masks for permanent masks~~

— 1. Permanent masks

1. Etched metal films

— 2. Other resists

Blome is looking at patents

3. Improvement & standardization of coating techniques

4. Adhesion difficulties study — look like best surfaces — P-glass, Metal

— 5. Definition improvement, — aim @ 0.1 mil

6. Residue and/or scum.


7. Optical jig improvement

— 8. Metal mark making — especially electrolytic etching.


— 9. New thin films.

Our problems justifying looking at new materials are
1. pinholes, 2. resolution.

(This was followed by some rather free thinking concerning
ways of fixing \bar{c} pinholes, such as filling them by
electroplating. E.g.




Then electroplate




Re-coat and photo engrave.)

ETCHED WAFER



350x

MASK TPI-3



50x

80


Aug 8 - Epitaxial

Robert
Wigton
Sah

Furnace still being profiled for Co.

Discussions 8/8/62 with Antonia (See Opposite page)

George Dyer



Ckts we are discussing are on a suggested basis.

Time Scale

Quote Aug 10

15-20 weeks, to get prototype units


AA-501 - Gen. Purpose Diff Amp.

Must be in flat package, but will take two. They desire particularly that needs the interconnection.

- 1) Diff Amp.
- 2) Sig Coupler
- 3) Demodulator (4 Ktons)
- 4) Chopper
- 5) Valve drives

	Demod	Dual Kton Chopper	Single Kton chopper
Switching freq	full wave	1/2 wave (but still bit 2/ply)	half wave
Max peak sig. I	15 ma	2 ma	200 μ a
Offset	2 mv @ $FBS = 1.5$ ma	50 μ v @ 1.5 ma	50 μ v @ $FBS = 1.5$ ma
R term in on	80 Ω	200 Ω	200 Ω
Max input V	± 20 V	± 5 V	± 200 mv
Switch sig input	coupler	coupler	line
Temp	0-70°C	0-70	0-70

Diff. Amplifier




It is hereby decreed that mismatch resistors are matched to within 1%.

	<u>Chip #1</u>	<u>Chip #2</u>
3 ktrans	15	2PNP 20
2 diode	8	4 R = 75k (1% mtr) = 158
4 resist 30k	38	6 loads
2 adj R/2	20	
6 loads	224	<u>24</u>
	105	202
R @ 1% 30	30	
	<u>135</u>	

We get really bothered by needing a fantastic β match.
It may be necessary to use a FSP 30 (separate NPN chips) for input.

It looks like 150 K\$ for 76¢ them


Signal Coupler




Chip #1		Chip #2	
2 Xstr ⁽¹⁰⁰⁰⁾ @10	= 20	2 Xstr ⁽¹⁰⁰⁰⁾ @5	= 10
3 diode @ 8	= 24	3 diode @ 4	= 12
6 leads @ 4	= 24	6 leads @ 4	= 24
	<u>68</u>	42 kΩ in 4 pins	50
			<u>96pt</u>
Possible	+ 8		+ 4
	<u>76</u>		<u>100</u>

96 units for ~~24K~~ 33K

Chopper:



or actually



"This looks ideal for upsidedown nichrome, epitaxial."

loads 4 x 4	= 16
14/1 @ 2K/2	= 18K
2 Xstr @ 20 @	= 40
	<u>74 x 2 = 148 parts</u>

or it could be a single Xstr


for 76 packages with 2 ea per package = 28K

It may not use a diff Machine (possibly different)

Value driver:

41 of them by special products

~~\$~~ 16,000
@ ~~160%~~



Value drivers:

~~16,000~~

Model	K #	Eng. Staff 9 mos. 63	Eng. Prototype A/R	~ J-D	1st Prod. (243) '64	2nd Prod 6	3rd 47	4th 47	5th 91
AA-501 Big Camp	150	76	372 \$200	2350 2196 \$59.6	22,842 \$55	47,000 \$30	47 \$22	47 \$21	\$20
AA-502 Big Camp	33	96	494 95	2375 2965 282.	23,085 30	47,500 18	47.5 14	47.5 13	12
AA-503 Remod	28	71	297 90	1425 1793 161.	13,851 20	25,500 10	28.5 5	28.5 4	4
AA-504 Value driver	20	41	71 85	350 462 39.	3,402 20	7,000 10	9.0 6	7.0 4	4
501 { 135 202	231								
502 { 76 100									
503 { 118									
504 { ~75									

Refer to
Production
to be beyond
of prototypes

25-

Summary of Micrologic Lifetest Data

Aug 14, 1962 85

From discussion with Mary Siegel:

~~Test #~~: ~~Good gates~~

Test #	# of units	Type	ln/unit	T	# Failures	Remarks
101	8	good G'2	5700	300	0	
	50		4000	300	2	lead off post lead off
	16		4650	300	0	
	10		4000	300	1	Metd gen
	8		3000	150		
102		bad gated reject				
	12		4000	300	2	
	23		2000	300	2	
	24		2500	300	2	
	16		4000	150	0	
	28		4500	150	0	
103		no backside isolation				
	26		2000	300	1	
	26		2000	150	0	
104		Open can				
	39		2500 2400	2500 150	1	
	39		2500 2100	2500 300	1	
107		Cradled line				
	19		4000	4000 300	2	
	20		4000	4000 300	3	

Total 150° line = 363.5 kE 1 failure - but on an open can unit.
 839.5 kE 16 failures

rel. lifetest data, cont.

From talk with Don Thorn

Old ROP units - anything that ran 405 units for 3,838,000 hrs with ~ 50 failures at 125° operating.

Production devices:

A. 310 gates for 1,581,871 hours no failures

at 125°C operating

272 of these were early Mtr. V-ii

48 were one weekly Q.A.

All had gone through environmental testing per prod. spec.

B. 1272 Class B gates except for high leakage for 7,623,956 hours @ 125°C operating - no failures

These were B units except for 3V leakage current. They were $< 200\mu\text{A}$ @ 0.8V.

C. 479 F elements (except low I_a , $\sim 2.7\text{mA}$ or spec of 3.2) for 931,896 hrs with no failures.

$\rightarrow \Sigma = 2061$ units for 5,137,723 unit hours with no failures.

35 G's & 355's were stored for 5000 hrs @ 150°C with no parameter change (these were high R_e units).

128 G's on 347,136 with no failures for Murray Siegel.

Reported to Ashby:

5,484,859 unit-hours of operating life on production units without a failure at 125°C ambient.

839.5 Khr @ 300°C storage = 16 failures = 52,500 hr MTF

363.5 Khr @ 150°C storage = 1 failure, but it was on a special unencapsulated test. No failure in sealed package for 266,000 hours.

QA line data on process shrinkage at present is running better than MM, even though there are many more leads.

+142,000 unit hours @ 150°C storage - no failures, except 4 units had leads broken off by frequent testing for data logging.



Epitaxial — Aug 15, 1962

We have a Ga furnace going. We are about ready to stick in epitaxial wafers. They will be run by next time (or before) to look at.

We have tried to use Dash & projection to no avail

We are running up to 4 g/min growth ^{@ ~1250°C} (in the research reactor). This does not seem to effect the ~~gas~~ pyramide approach.

Cont H_2 rate, Cont total Silane



Hand is going to establish rate set at which we get $1/8$ growth

Aug 16, 1962 - Large Geometry Product Planning

Bay

Grinnell

Spike

Pellegrino

Post

Mac

Hogrefe

Petering

Schroeder

Uphold

Lamson

Chapman

Hill

Rehner

Problem

3001

Stolar (Present)
Making ~ 5000 per week
TC prod, 2 mil wire
LVCEO 35 min

has poor low current β .
not a 4200 substitute.

~~3000~~

4405

Running a few, but not
not yet known.
30% -55 to +125°C @ 10 ma
VBE ~ 10 v.

6200

dead

6201

dead

6206

meets 2N1478 spec
some have been made in
the

4011, 6

4205 (150 v LVCEO)

units delivered for T.V. market

4300

7000

Needs material.

3006

LVCEO = 60 - very long lead
1 v @ 1/2 amp

Materials Problem - but not looked at

4015 (Large trident)

1 run came thru - good
descent.

Effete the RTH. Must be studied for replacement.
Must match double ended β 100% to 500 ma

We will make the large, epitaxial tridents. These will be made in time to make a decision before by end of Oct.

Small Geometry.
New Product Meeting

10/19/62

1. 1312/15 - High Voltage ($V_{CE0} \geq 15V$) units
look good as 2N2368/69 direct replacement
2 M.V runs.
R&D 1312's evaluated -
M.V running 2 1312 runs - data by 11/15.

2. 3011 - 3111 - 3011 dropped, Conc on 3111.
High current (500ma) $V_{CE(S)}$ a problem.
1 run with 1045°C POCl₃ Em & Contr.
DIFF had T_s 30-40 ns,
2 More runs in Applications, probably
N.G. due to 920°C reox after contr
diff.

3. 1250 - Spec rewritten - 2272 units tested
yields approx 74% O.A., HA-3.7%,
HB-3.5%, HC-9.6%, HD-5.2%, MC 1.7%,
MB-12.5%, MD-.8%, LD-32%. LD's were
misclassified - will not all be LD's.

4. U-1/2
1st M.V U-1 runs (3) are U-1 except
for Noise Figure, due to poor contact
etch. 3 more runs at 4th mask -
data by 10/26. Problem - big demand
now for "B" unit in TO-51 package.
"B" spec is I_{SD0} .2 to .6 ma. vs normal

I_{SDO} of .2 to .9 ma. This drops die sort yield from 35 to 20% (approx). We think we know what caused noise problem - answer on run eval. by 10/26.

U-2 6500 R&D dice gave 79% D.S. yield. all assembled and in Applications. will not start M.V. runs until U-1 process looks OK.

5. 0002 - No MV Activity. will have to wait until pressing production problems are under control. Probably 11/15/62, before any material started.

6. 1310/1311

7. 1340

8. 1341

9. 1321

10. 1324

11.

12.

13.

14.

On the 4015 Mtn View will run ~ 2 mm per week on this to the FSP-30 spec. After middle of Sept application will have enough data for the decision to pitch or not.

Hill on 4405 - Last rept March 31

Decided to spec hFE @ -55 20 min
" @ -125 30 max

250 going to application
Runs 8-10 To die out yield

It is an extremely difficult device to make. Either V_{CE} needs special control

It is in the hands of A.E. for now. No new starts are being made.

We will try to make some 1450's (5 run) @ die out in 4-5 weeks.
Start @ 1250 material.

↗ 4207

150v 4205 have V_{CE} that depends upon wafer thickness.

There were 14 Ω -cm. With the As-doped solder we have no problem on switching.

6200, 6201, 6206

Edabel says the 6200 is a dog.

He has made some 6206

~90v LUCEO

0.45v @ 1amp

This uses thinner epitaxial material than 7000.

He has ~230 dice put in the 7/16 hex package

Edabel: Quantities of dice at die-sort by 10/11.

Wafers Final devices - use 7/16 if available, something else otherwise.


7000

150v min material, >35 μ thickness
Aim at 100 good dice/week by the end of Sept.

We need 25-30 Ω -cm material which we have not yet gotten.


It is a 70 mil die

We must try centrifuging and/or shocks.




We need a guy in Octo

Block diagram



drive the servos



1. brov. valve (direction)
2. On-off hydraulic
3. speed control valve
4. dump valve

Aug 28, 1962

Section Meeting

everybody here

Capacity and time scale for mask making schedule

	hrs
On board	14
... caps	12
S&R	2 1/2
Substrate	14
align	8+12
Washing plate	8
To Q.C. Waxing	8-
Complete order	

We say 64-72 hrs

Mrs. Vreir has done a 35 hr job

16	S&R
3	Cap
8	S&R
8	Plate out

We did one in 40 hrs. - the pt gate.

The nylon scribing material on $\frac{3}{4}$ sheet.

Swing shift is not busy now.

Mask making looks good.

Permanent marks: The ones we made ~~didn't~~ couldn't be erased.

The Rb film don't stick

New Cr looks good - even harder than before.

Reprints:

Room finally buttered up.

Etching trouble on thick Al on power devices using ~1.5% NaOH

But

we accidentally used some Au etch soln and it worked beautifully. $1\frac{1}{2}$ min \approx 7 min. This was used at $\approx 80^\circ\text{C}$.

Alignment of special 4200 marks in box frame for SBS

The development of KPR in the thicker coating has not worked in production.

Aug 28, 1962 - ROBE

Foyam
Yost
Sang
MoraHill
Darin
McCall

Hill review:

4500 & 4200 are new marking
as of Aug 27 4500 did fine (over 12,000 wafers)

4500 has made some minor variations.

On the test wafer 4500 runs 0.6 - 7.4 pinholes / 45 mil square.

On the 4200 the thing got complicated - several "small" problems.

4200 runs ~ 8 pinholes / 0.045" square
small geometry runs ~ 40. (with little new process)

Should we do pinhole checks? (in R&D)

On the chrome master looking at 441 pattern: ~~21 pattern had~~
pinholes.

On all together then 4 masks get ~12% rejects.

Hill gives an glass & mark. We will get mask to Min. Tier in a week.

They have been doing some work on modifying patterns to get clean
etching. Their working plates are very much worse than our masters.

RECEIVED

AUG 30 1962

GORDON E. MOORE

PIPE GENERATION AND ELIMINATION

NPN DEVICES

By Paul Hill

Pipe Source	Agent Causing Pipes	Contaminating Mechanism	Corrective Action	Remarks
1) Vacancy cluster in oxide layer.	Centers for donor dopant segregation.	Understood to be characteristic of oxide layer in segregating to concentrating impurities.	No known	Theory of one pipe formation method.
2) Surface contamination by ambient dust.	Factory ambient of air born particles handling contamination and people, lint and dust.	Fall out from air, contact with dust and lint carrying equipment and people.	1) Ambient filtration 2) Fall out shield protection 3) Rigid cleaning of handling equipment 4) Rigid wafer surface cleaning throughout processing.	
3) Incomplete oxide removal at first and second masks.	1) Small oxide patches form masks thru which boron cannot penetrate. 2) Causes concentration gradient	1) Leaves "pipes" or "veins" of N type material thru base area which later on cause low breakdown junctions. 2) Concentration gradient causes lower break down than that encountered at regular junction.	1) Masking techniques a. Exposure. b. Developing. c. Etching until all oxide is removed. d. Double masking.	1) Mask technique standardization.
4) Material defects	1) Dislocations	1) Preferential diffusion of unwanted contaminant causing concentration gradient. 2) Leave pits and depressions for dirt and surface contaminants to reside in.	1) Discard crystals and wafers exhibiting excessive occurrence of this defect. 2) Cut slices thick enough so that they can be etched to a smooth surface.	1) Material prep standardization
5) Phosphorous Contamination	Small particles of phosphorous which are allowed to settle on the wafer surfaces	Absorption of water by P_2O_5 forms phosphoric acid droplets. Rapid diffusion of phosphorous thru oxide to form N+ regions near junctions which cause low breakdown or emitter - collector short failures.	Keep wafers covered when not being processed 1. N_2 ambient 2. Petri dish Isolate phosphorous operation from other process operation	

PIPE GENERATION AND ELIMINATION

NPN DEVICES

Pipe Source	Agent Causing Pipes	Contaminating Mechanism	Corrective Action	Remarks
6) Mask Defects	Reproducible flaws in mask which print on KPR.	At second mask, make small improperly placed emitters which cause low breakdown and emitter-collector short failures.	Mask inspection to reject unsuitable masks.	

8/29/62
 cc: CT/Sat
 P. Flint

Package Kofer:

What: a flexible pkg. useful for ~~packaging~~ and.

Kofer:

1. Etching
2. Three stage assembly.
3. Test fixture
4. Life tests
5. Pedagog - must have round leads.
6. Ceramic

Etching - Paul Hill (number in Peterson area) from Marie Focht

Mel would like to start immediately on a special product.

Ceramic prices - ~ 6-8 weeks delay in getting new ceramic
but they are 1-1.5¢ each.

Process Kofer plan by

We will set up to supply parts as necessary

96

Aug 30, 1962 - Discussion with CTSak re: Physics Section Program.

G. Moore

FAIRCHILD SEMICONDUCTOR
Inter-Office Correspondence

To: Don Yost
Paul Hill

cc: G. Livingston F. Durand
P. Wilson R. Crosby
R. Fouquet E. Krueger

October 11, 1962

From: W. K. Tsang

Subject: Methyl Borate Doping Process

The process specification for emitter (4500) doping and base (4200) doping has been completed.

The methyl borate furnace in PNP area is ready for operation and the furnace in the NPN area is expected to be ready for operation by October 12.

The evaluation of the 4200 and 4500 duplicating runs will be followed in a later report.

W. K. Tsang
W. K. Tsang

WKT:ch

Attachment proposed specification.

FAIRCHILD SEMICONDUCTOR

Process Specification

No. _____
Pg. 1 of 12
Date _____

I. TITLE

Pretreat Boron

II. PURPOSE

To deposit boron on the wafer surface in a layer of uniform concentration.

III. PRODUCT PARTS

- A. Silicon Wafer, Oxidized except for the Base (NPN) or Emitter (PNP) Pattern.
1. Source - Process Specification 1250, "Inspect Wafer"

IV. MATERIAL AND SUPPLIES

- A. Tri Methyl Borate (CH_3O)₃B, *
1. Source - M & SS
- B. Nitrogen Gas
1. Source - M & SS 49
- C. Oxygen Gas
1. Source - M & SS 50
- D. Trichloroethylene (TCE)*
1. Source - M & SS 35
- E. Acetone*
1. Source - M & SS 32
- F. Hydrofluoric Acid (HF), Electronic Grade*
1. Source - M & SS 36

V. EQUIPMENT AND TOOLS

- A. Diffusion Furnace, Complete with Quartz Tube, Manifold, and Necessary Electrical Controls
1. Source - FSC Fabricated
2. Drawing No.
- B. Gas Manifold
1. Source - FSC Fabricated
2. Drawing No. 0723
- C. Quartz Wafer Boat, Slotted
1. Source - FSC Fabricated
2. Drawing No. 0734-1

- D. Quartz Pull Rod
 - 1. Source - FSC Fabricated
 - 2. Drawing No. SKB-2358
- E. Quartz Boat Rack
 - 1. Source - FSC Fabricated
 - 2. Drawing No. SKB-2363
- F. Tweezers
 - 1. Source - California Safety & Supply Company
 - 2. EREM No. - 11
- G. Microvoid Dust Hood
 - 1. Source - Air Shields Inc.
 - 2. Series No. 11-600-71
- H. "White Elephants"
 - 1. Source - FSC Fabricated
- J. Refrigerator
 - 1. Source - L.P. Klein or Equivalent
- K. Teflon Slotted Boat
 - 1. Source - FSC Fabricated
 - 2. Drawing No. 0950-1-2-3
- L. Ultrasonic Cleaner
 - 1. Source - National Ultrasonic Corporation or Equivalent
 - 2. Generator Model G-100
Tank Model G-100
- M. Pyrex Beaker, 1500 cc
 - 1. Corning or Equivalent
- N. Spinner Motor
 - 1. Source - FSC Fabricated
 - 2. Drawing No. 0950-1-2-3

VI. REQUIREMENTS

- A. Control and Acceptance Limits
 - 1. The mean V/I (\bar{X}) often readings (two readings from each of 5 wafers) shall be within the limits given in Table I.
 - 2. The range R, shall not exceed the limit given in Table I.

VII. OPERATING PROCEDURE



A. Operating Instructions

1. Cleanliness of all material going into the furnace is extremely important. Anything going into a furnace shall be touched only with clean nickel tweezers, vacuum pickup, or clean push rod.
2. Check to verify that furnace was profiled at start of shift and the flat zone is a temperature as indicated in Table 1, with a maximum allowable difference of no more than 3°C over the center 12" flat zone. The flat zone is from 12" to 24" from the front of the furnace. If the profile is not correct, notify supervisor before proceeding with any other steps in this procedure.
3. Check gas pressure gauge.
 - a. Nitrogen pressure - 5 ± 0.25 psig; Nitrogen panel valve must be fully open.
 - b. Oxygen pressure - 5 ± 0.25 psig; oxygen panel valve must be fully open.
4. Fill the constant temperature bath with acetone to the brim, check to make sure that the refrigeration system is on. At least 30 minutes prior to processing the runs, check to verify that the source temperature is at $-18 \pm 1^\circ\text{C}$.
5. Check the exhaust bubbler attached to the source flask for water level, and fill if required, according to the maintenance procedure.
6. Check flow meters and stopcocks for standby positions as shown in Table II, check the gas manifold to make sure that all joints are tightly sealed.
7. Prior to loading the wafers, the wafers shall be cleaned as follows:
 - a. Fill up a 5" x 5" x 5" plastic container with 10:1 Hydroflouric Acid* so that the acid would cover the teflon holder with wafers for at least $3/4" \pm 1/4"$.
 - b. Fill up a second plastic container with running DI water. Leave the DI water running.
 - c. Load two runs of wafers into the slotted Teflon holder with clean nickel tweezers.
 - d. Immerse the holder into the 10:1 Hydroflouric Acid* gently so that wafers will **not** float up. Gently rotate the holder in the 1:0 Hydroflouric Acid* for 7 ± 2 seconds.
 - e. Remove the holder from the acid container and immerse in the DI water container and rotate gently for at least 30 seconds.
 - f. Fill up three 5" x 5" x 5" plastic containers or 1000 ml/beaker with fresh TCE, acetone, and DI water in that order.
 - g. Remove the teflon holder from the DI water, drain any excess water and immerse the holder in the acetone container. Rotate the holder for at least 30 seconds. Remove the holder and rinse wafers with acetone squirt bottle.

* SEE LIST OF HAZARDOUS MATERIALS

- h. Immerse the holder in the TCE container and ultrasonically clean for 5 minutes.
 - i. Remove the holder, drain excess TCE rinse wafers with acetone squirt bottle.
 - j. Ultrasonically clean wafer in Acetone for five minutes.
 - k. Remove holder from acetone, drain off excess acetone, and rinse wafers and holder under running DI wafer.
 - m. Ultrasonically clean wafers in DI water for five minutes.
 - n. Remove holder and rinse wafers thoroughly under running DI water.
 - o. Spin wafers until dry.
- Note: Section 7 for base doping process only.
8. Wafers shall be loaded on slotted quartz boats at least 6" inside a

sterishield. Use clean nickel tweezers only. The loading pattern on 13 slot quartz boat shall be as follows:



- 3. Load wafers at the source end of the boat first work toward the handle. Load as far as the temperature profile permits but there should be a minimum empty space of 1/2" at the handle end.
- 4. The wafers shall be orientated so that they all lean to the right on looking down the boat holder as shown in Figure 3.




Fig. 3

5. The run number shall be in the numerical order on the boat with lowest numbered run nearest the source. For emitter use no more than 25 wafers per boat and for base use no more than 50 wafers per boat load. At the beginning of each shift and before processing any runs in the furnace, sort out the run travelogs into numerical order for each product. All products should be processed in numerical order.
6. The wafer pattern shall face the right hand side on looking down the handle end of the boat.




Fig. 4

7. Record the run number, number of wafers in, and date on the run sheets, and in the emitter pretreat log.
9. A test run must be run prior to processing any runs, if the furnace was not used during the previous 8 hours, as the boat was cleaned or the the thermocouple was changed or the tube and manifold was cleaned or changed. Six freshly etched, non masked wafers, two in the front of the boat two in the middle of the boat, two in the rear of the boat, shall be loaded as indicated in paragraph(8). The wafers should be chips, if available, rather than whole wafers. Check flowmeters, stopcocks for standby position.
10. Transfer the boat load of wafers quickly to the furnace in the "white elephant". Hold the "white elephant" in line with the tube without actually touching. Using the quartz push rod, for this furnace, push the boat smoothly into the furnace until the index mark on the rod is even with the end of the tube. Make certain that the boat is slightly inclined from horizontal position so that all wafers are inclined to one side. Do not use an end cap.




Fig. 5

11. Turn on the timer for preset cycle as given in Table II.
12. Turn on flowmeter (I) and after 2 seconds turn stopcock (c) to "on" position, gas should be bubbling through the water bubbler. Make certain

that the flowmeter (I) is turned on before the stopcock to prevent the water from sucking back into the system. Adjust the flow on flowmeter (I) to scale as indicated in step (2) of table.

13. When the preheat period is over, as indicated in Step (3) of Table II, turn stopcock (a) to "1" position, and turn stopcock (c) off in that order.
See Note.
14. When the doping period, as indicated in step (4) of Table II, is over turn off flowmeter (I), and turn stopcock(a) to "2" position.
15. Start to pull the boat when the buzzer sounds. The pull time shall be one minute.
16. When the wafers and boats have cooled, remove the wafers from the boat and place them in their respective dishes. Replace the lid on the dish immediately. Store the quartz boat in sterishield.
17. The V/I of each run shall be measured as per specification V/I after base or emitter predeposition. The runs shall be accepted or rejected as per specified acceptance limits.
18. If the V/I is not acceptable, do not process any further runs in the furnaces. Inform the foreman of irregularity. Furnace checks and test runs must be made before proceeding with any more production lots.
19. Allow a minimum of 15 minutes "stand-by" cycle between runs.

Note: Section (13) and (14) for emitter doping process only for base doping process. (13) and (14) should read as follows:

- (13) When the preheat period is over, as indicated in step (3) of Table II turn stopcock (b) then (a) to "1" position and turn stopcock (c) off in that order.
- (14) When the doping period as indicated in step (4) of Table II is over turn off flowmeter I and turn stopcock (a) and (b) to "2" position in that order.

TABLE I OPERATING TEMPERATURE AND DEVICE

V/I Limits at Predeposition

Device	Temperature	V/I	R
4500	1188 - 1192	.5 - .7	.20
4200 Series	958 - 962	15 - 20	5.0

TABLE IIA DETAIL OF PREDEPOSITION CYCLE

Device 4500

PERIOD	TIME REMAINING	FLOWMETER SETTING AND STOPCOCK POSITION
1) Total cycle (attend by)	22	Source N ₂ (I) = Off Small N ₂ ² (II) = 5.0 ± 0.1 Large N ₂ (III) = 11 ± 0.1 Oxygen (IV) = 10 ± 0.1 N ₂ (VI) = 6.0 ± 0.1 Stopcock a (2 position) Stopcock c (Off position)
2) Boat in	22	Source N ₂ (I) = 5.0 ± 0.1* Small N ₂ ² (II) = 5.0 ± 0.1 Large N ₂ (III) = 11.0 ± .1 Oxygen (IV) = 10 ± .1 N ₂ (VI) = 6.0 ± 0.1 Stopcock a (2 position) Stopcock c (On position)
3) Preheat	22 - 15 (Actual time 7 minutes)	Same as 2)
4) Doping	15 - 8 (Actual time 7 minutes)	Source N ₂ (I) = 5.0 ± 0.1* Small N ₂ ² (II) = Off Large N ₂ (III) = 11 ± 0.1 Oxygen (IV) = 10 ± 0.1 N ₂ (VI) = 6.0 ± 0.1 Stopcock a (1 position) Stopcock c (Off position)
5) Flush	8 - 0 (Actual time 8 minutes)	Source N ₂ (I) = Off Small N ₂ ² (II) = 5.0 ± .1 Large N ₂ (IV) = 11 ± .1 Oxygen (IV) = 10 ± .1 N ₂ (VI) = 6.0 ± .1 Stopcock a (2 position) Stopcock c (Off position)
6) Pull	1 minute	Same as 5)

Note 1 - Individual flowmeters should be set with eye on the same level as the float.
2 - Stopcocks should be in their exact positions.

*See Detail Procedure

TABLE IIB DETAIL OF PREDEPOSITION CYCLE

Device 4200 Series

PERIOD	TIME REMAINING	FLOWMETER SETTING AND STOPCOCK POSITION
1) Total cycle (stand by)	15	Source N ₂ (I) = Off Small N ₂ (II) = 5.0 ± 0.1 Large N ₂ (III) = 11 ± 0.1 Oxygen (IV) = Off N ₂ (V) = 5.0 ± 0.1 N ₂ (VI) = 6.0 ± 0.1 Stopcock a (2 position) + Stopcock b (2 position) + Stopcock c (Off position)
2) Boat in	15	Source N ₂ (I) = 5.0 ± 0.1 * Small N ₂ (II) = 5.0 ± 0.1 Large N ₂ (III) = 11.0 ± .1 Oxygen (IV) = Off N ₂ (V) = 5.0 ± 0.1 N ₂ (VI) = 6.0 ± 0.1 Stopcock a (2 position) + Stopcock b (2 position) + Stopcock c (On position)
3) Preheat	15 - 8 (Actual time 7 minutes)	Same as 2)
4) Doping	8 - 6 (Actual time 2 minutes)	Source N ₂ (I) = 5.0 ± 0.1* Small N ₂ (II) = Off Large N ₂ (III) = 11 ± 0.1 Oxygen (IV) = 5 ± 0.1 N ₂ (V) = Off N ₂ (VI) = 6.0 ± 0.1 Stopcock a (1 position)** Stopcock b (1 position)** Stopcock c (Off position)
5) Flush	6 - 0 (Actual time 6 minutes)	Source N ₂ (I) = Off Small N ₂ (II) = 5.0 ± .1 Large N ₂ (IV) = 11 ± .1 Oxygen (IV) = Off N ₂ (V) = 5.0 ± 0.1 N ₂ (VI) = 6.0 ± .1 Stopcock a (2 position) + Stopcock b (2 position) + Stopcock c (Off position)
6) Pull	1 minute	Same as 5)

Note 1 - Individual flowmeters should be set with eye on the same level as the float.
2 - Stopcocks should be in their exact positions.

* See Detail Procedure

** Black Down

+ Black Up

TABLE III
V/I After Diffusion

Device	Temperature	Cycle	V/I	R
4200 Series	1215°C	2 hrs. (Dry O ₂ =7 55 min. (Wet Water Temperature =9±1 5 min. (Dry O ₂ =7	23-28	5.0

FIG. 1A.

EMITTER PROCESS FLOW DIAGRAM





FIG. 1 B

BASE PROCESS FLOW DIAGRAM



B. Detail Procedure

1. The temperature profile shall be taken each shift just prior to processing any runs and with the gas flow as specified in section 1 of Table II.
2. The profile shall be taken as per process specification 5017.
3. The furnace controller and rheostat shall be adjusted as per process specification.
4. The doping level (V/I) should be consistently as indicated by the temperature - V/I Table I. When a new furnace or manifold is assembled the following points shall be checked out.
 - a. Mixing nozzle
 - 1) The blender should extend approximately 1" into the furnace.
 - 2) The blender tube A should be aligned perfectly concentric with nozzle B.




Fig. 7

- 3) The tip of the nozzle tube B should be approximately 1" - 1-1/2" from point C. The relative position of the various parts shall be measured and recorded so they can be returned to the exact position after being cleaned.
- 4) The position of tube B should be adjusted until a random and well mixed gas pattern as shown in Fig. 8 is obtained with gas flow rate specified in Step 1) of Table II.




Fig. 8

- 5) The V/I spread along the boat should be insignificant.




Fig. 9

If V/I at position (1) is higher than positions (2) & (3), it indicates that the gas is flowing too fast, and vice versa if V/I at position (1) is significantly less than

positions (2) & (3). The tube B should be adjusted 1/4" at a time until there is a difference of less than 5% in V/I readings at point (1) and point (3).

- 6) The nozzle should be cleaned once a month as follows.
 - a) Disconnect all connecting glass tubing.
 - b) Remove the nozzle very carefully from the furnace tube.
 - c) Remove the nozzle holder from the blender. (See Fig. 14)
 - d) Remove the nozzle from the holder by slipping out the rubber tubing very carefully
 - e) Wipe off excessive grease from the joints.
 - f) Rinse all parts in TCE* thoroughly. Rinse with acetone and DI water thoroughly.
 - g) Rinse the blender until all the white deposit is gone. Rinse well with DI water.
 - h) Clean all parts well again with TCE, acetone, and DI water.
 - i) Blow dry completely with nitrogen blow gun.
 - j) Proper the joints carefully with a thin film of silicone vacuum grease. Do not grease the last 1/4"




Fig. 10

- k) Replace, the nozzle, nozzle holder, and blender.
- b. Thermocouple - When a thermocouple is changed, a test run must be run to check out the thermocouple. If the V/I readings do not agree with the "temperature - V/I" table, a correction factor should be applied to the thermocouple. V/I should always be used as the criteria. However, once a correction factor for the thermocouple is established, it should not be changed until the thermocouple is changed. The thermocouple should be changed at least once every two weeks for furnaces with temperature over 1100°C, or once every 6 months for furnaces with temperature under 1100°C.
 - c. Source
 - 1) The source should be changed at least once every month or when frothing on the surface is noticed.
 - 2) Source change.
 - a) Remove source flask from the refrigerator.
 - b) Drain the content into the sink.
 - c) Rinse the flask thoroughly with DI water to remove all boren hydroxide precipitate.
 - d) Clean off all remaining silicone grease from the joints with paper towels.
 - e) Rinse the flask and joints thoroughly with TCE* twice.
 - f) Rinse the flask and joints with acetone twice.
 - g) Rinse the flask and joints with running DI water for at least one minute.
 - h) Drain off excess water.
 - i) Dry the flask completely with N₂ blow gun.

j) When it is sure that the flask and the joints are absolutely dry, reassemble the flask as follows.

- (1) Both the male and female tapered joints of the flask and the "inlet" and "outlet" should be applied with a smooth film of silicone vacuum grease except the last 1/4" as shown.




Fig. 11

- (2) The ball joints sockets should have a thin film of grease. Make sure that no grease gets into the glass tubing.
 - (3) Replace the "inlet" and the "outlet" to the flask. Rotate the joints until a firm seal is obtained.
 - (4) Open a fresh and sealed 250 g bottle of methyl borate. Wipe the bottle top off any white deposit. Pour the entire bottle of methyl borate quickly into the flask through the thermometer holder opening. Replace the thermometer holder quickly.
 - (5) Replace the source bottle in the refrigerator and reassemble all connections.
 - (6) The source temperature should be at $-18 \pm 1^\circ\text{C}$ and free of frozen methyl borate.
- 3) The nitrogen source carrier gas should be between 4.8 - 5.4 (1-P-1/8-12-5).
- a) For a new system and a new bottle of source, the flow rate should be established during the first test run.
 - b) Boron skin will form on the wafers if too much source is used. The idea source level should give just a tiny troy of brown boron color on tip of wafer.




Fig. 12

c) If a V/I gradient is noted from top to bottom it




Fig. 13

indicates that the source flow is not enough.

- d) Use a nitrogen flow of 5.0 (FP-1/8-12-5) for a start and change by 0.2 at a time if necessary

5. Quartz Boat.

- a. 13 slots quartz boat should be used.
- b. The quartz boat should be cleaned in HF for 30 seconds at least once a week.
- c. The boat should be doped once with boron after being cleaned.
- d. A new boat should be doped at least three times before processing any runs.
- e. A boat should be doped once if it has not been used in the last 24 hours.

6. Quartz Tube.

- a. Tube should be cleaned or changed once a month or when severe sticking of the boat is observed.
- b. A new tube should be doped three times before processing any runs.

7. Refrigerator.

- a. Coolant temperature of the bath should be at - 29 to - 30°C.
- b. The constant temperature bath shall be filled with the coolant every morning.
- c. The coolant shall be syphoned out and the bath refilled with fresh coolant when the coolant has more than 1/4 of water content.
- d. If the source does not attend the specified temperature of $-18 \pm 1^\circ\text{C}$ with the coolant set at -29°C , extra insulation should be provided for the refrigerator pot.
- e. If a source temperature of $-18 \pm 1^\circ$ can not be attended without freezing, the following correction on the source flow should be used:

Source temperature	-	Specified Source Flow
-16°		-0.2
-15°C		-0.3

8. Flowmeters:

	Base	Emitter
I	FP-1/8-12-5	FP-1/8-12-5
II	FP-1/8-12-5	FP-1/8-12-5
III	FP-1/4-20-5	FP-1/4-20-5
IV	FP-1/8-12-5	FP-1/16-20-5
V	FP-1/8-12-5	None
VI	FP-1/8-12-5	FP-1/8-12-5

The flowmeters shall be cleaned once a month as follows:

- a. Disassemble all flowmeters.
- b. Remove the teflon plug, sapphire float, needle valve and valve holder and soak in numbered beakers filled with acetone.

- c. Wipe out all grease from the joint sockets.
- d. Flush each flowmeter with TCE for at least one minute each.
- e. Rinse each flowmeter with acetone for one minute each.
- f. Remove each flowmeter with DI water for at least 1 minute.
- g. Blot dry the sapphire floats, and dry all other parts with N₂ blow gun.
- h. Replace floats and valves.
- i. Grease the joints carefully with a thin film of silicone vacuum grease and reassemble.
- j. Never clean flowmeter with HF* of any form.

9. Thermocouple sheath

The thermocouple sheath shall be changed every three months or when the transparent quartz turned white due to doping and devitrification.

10. Glass tubings

Glass tubings shall be cleaned off all vacuum grease and rinsed with TCE*, acetone*, and DI water for at least 30 secons each and blow dry.

VIII. INSPECTION


1. The doped wafer shall have no rainbow effect on boron skin.
2. Emitter doped wafers shall have a brown to blue oxide.
3. Base doped wafers shall have none to light brown color oxide, possible a stripe of blue oxide on time of wafers.

W.K. Tsang
Writer

Approved

REVISIONS			
SYM	DESCRIPTION	DATE	APPROVAL
A	DET. 6 ADD.	8/6/60	C. Cooke

DET. 5 CAN BE
SUBSTITUTED WITH DET. 6.



ASSEMBLY

6	2		1	FURNACE TUBE		
5	2		1	FURNACE TUBE		
4	2		1	BLENDER - QUARTZ		
3	2		1	NOZZLE - HOLDER - QUARTZ		
2	2		1	NOZZLE - QUARTZ		
1	1		1	ASSEMBLY - FURNACE MANIFOLD		
FABR. ITEM	PURCH. ITEM	SHEET NO.	PART NUMBER	QUANT. REQ'D.	DESCRIPTION	SUGGESTED SOURCE
MATERIAL:				DRAWN	DATE	 FAIRCHILD SEMICONDUCTOR CORPORATION MOUNTAIN VIEW, CALIFORNIA
				D.H.	8.25.60	
FINISH:				CKD	DATE	FURNACE MANIFOLD
				ENGR	DATE	
				APPD	DATE	
TOLERANCES AND NOTES UNLESS OTHERWISE SPECIFIED				APPD	DATE	SCALE 1/2 DWG. C SIZE 0723A
DECIMAL	.XX±.015	FRACTIONAL	± 1/64	RELEASED	DATE	
	.XXX±.005	ANGULAR	± 0° 30'	C. Cooke	8-9-60	SHEET 1 OF 2
BREAK ALL SHARP EDGES .010 ALL DIMENSIONS INCHES DO NOT SCALE THIS DRAWING						

PRODUCT DEFINITION

1210	2 stripe, 1-1/2 x 2 mil emitter	
1211	3 stripe, 1-1/2 x 2 mil emitter	epitaxy 0.5 Ω cm, 6 μ
1221	5 stripe, 2-1/2 x 3 mil emitter	epitaxy 0.5 Ω cm, 6 μ
1310	1210	
1311	1211 geo., epitaxy 0.1 Ω cm, 6 μ	
1321	1221 geo., epitaxy 0.1 Ω cm, 6 μ	
1312	3 stripe, 2-3/4 x 3 mil emitter	epitaxy 0.5 Ω cm, 6 μ
1324	5 stripe, 2-1/2 x 3 mil emitter	epitaxy 0.5 Ω cm, 6 μ
0000	5 stripe, 2-3/8 x 1-2/3 mil emitter	non-epitaxy 2 Ω cm
0001	5 stripe, 2-3/8 x 1-2/3 mil emitter	epitaxy 0.5 Ω cm, 6 μ
0002	4 - 1221 geometry	1221 material
0003		
0006	6 (3 stripe, 1-1/2 x 8 mil emitter	epitaxy 0.5 Ω cm - 6 μ)
3010	1240 diffusion - some 1240/1243 replacement 4200 diffusion - some 4200 replacement	
3011	1240 diffusion (TRI-1). 0.8 Ω cm, 12 μ	$LV_{ceo} > 15$
3012	1240 diffusion (TRI-1) 2 Ω cm, 12 μ	$LV_{ceo} > 30$
3016	1240 diffusion (TRI-1) 5 Ω cm, 12 μ	$LV_{ceo} > 30$ V. $\tau_s < (20n)$

COMPANY PRIVATE

FAIRCHILD SEMICONDUCTOR DIVISION

Inter-Department Correspondence

To: D. Yost
From: R. Fouquet
Subject: Power Devices

October 19, 1962

The production schedule for 7000 and 6206 devices published earlier this month will not be met due to serious process problems with the backside pretreat and diffusion steps.


The schedule of 1800 lead welds by 10-28 was based on anticipation of only minor process problems which would be solved concurrently with the production build-up. The backside diffusion step was added to the process when it became apparent that adequate epitaxial material would not be available. The technique of this step had not been developed as part of the original process.

The problem is pipes induced in the device side during the 40-hour backside diffusion. Phosphoric acid attacks the oxide protecting layer of the device side, leaving pits which subsequently diffuse in. Intensive work in the past ten days has reduced the average number of pipes per unit area ten fold, but because these are large area devices, this did not materially raise the yield. Evaluations of improved pretreat and diffusion techniques are in process but at best this is not expected to eliminate these pipes, although significant reductions should result.

An alternate solution is to start with double thickness wafers, diffuse into both sides, lap and polish one side to produce a fresh device side. This is an involved process with problems of its own and would require a month or more to develop it into a production process.

The last and most desirable alternate is the use of epitaxial wafers as originally planned. One-hundred wafers, said to be of the correct thickness and resistivity, were received from Westinghouse today. If these pass evaluation satisfactory we are in business to whatever extent the supply can be assured for the future.

Meanwhile, we are processing all that comes through, both to get the units and to get experience in assembly operations. Yields are low. At best, 100 units per week will be assembled during this period.


R. Fouquet, Head
NPN Planar Section

RF/m

cc: C. Sporck ✓
P. Ferguson
W. Richmond
M. Oudewaal
J. Magarian

PRODUCT DEFINITION

1210	2 stripe, 1-1/2 x 2 mil emitter	
1211	3 stripe, 1-1/2 x 2 mil emitter	epitaxy 0.5 Ω cm, 6 μ
1221	5 stripe, 2-1/2 x 3 mil emitter	epitaxy 0.5 Ω cm, 6 μ
1310	1210	
1311	1211 geo., epitaxy 0.1 Ω cm, 6 μ	
1321	1221 geo., epitaxy 0.1 Ω cm, 6 μ	
1312	3 stripe, 2-3/4 x 3 mil emitter	epitaxy 0.5 Ω cm, 6 μ
1315		
1324	5 stripe, 2-1/2 x 3 mil emitter	epitaxy 0.5 Ω cm, 6 μ
0000	5 stripe, 2-3/8 x 1-2/3 mil emitter	non-epitaxy 2 Ω cm
0001	5 stripe, 2-3/8 x 1-2/3 mil emitter	epitaxy 0.5 Ω cm, 6 μ
0002	4 - 1221 geometry	1221 material
0003		
0006	6 (3 stripe, 1-1/2 x 8 mil emitter	epitaxy 0.5 Ω cm - 6 μ)
3010	1240 diffusion - some 1240/1243 replacement 4200 diffusion - some 4200 replacement	
3011	1240 diffusion (TRI-1). 0.8 Ω cm, 12 μ	LV _{ceo} > 15
3012	1240 diffusion (TRI-1) 2 Ω cm, 12 μ	LV _{ceo} > 30
3016	1240 diffusion (TRI-1) 5 Ω cm, 12 μ	LV _{ceo} > 30 V. τ_s < 20n)

COMPANY PRIVATE

PROJECTS IN PHYSICS SECTION

SUPPORTING RESEARCH

This category includes research and development projects which are aimed to improve the understanding of the properties of materials on the characteristics of devices and to improve the yield and extend the present device technology.

I. GOLD IN SILICON:

1. Solubility: Neutron activation analysis (Flint)
2. Diffusion: and Segregation on surface of Si-SiO₂ interface, lifetime of carrier in transistors and collector leakage current. (Flint)
3. Recombination properties in heavily gold doped junctions. (MTS - 1)

II. DETERMINATION OF THE CONCENTRATION AND THE TYPE OF IMPURITIES (MTS -2)

1. Hall Effect Measurements (Leistiko)
2. Spin Resonance (MTS -2)

I III. PHOSPHORUS AND OTHER PIPES IN SILICON (Flint - Lawrence - Tucker)

1. Diffused slice
2. Effect of oxygen

IV. GETTERING OF JUNCTIONS BY METALS (Tucker - Flint)

1. Nickel, Au, Cu and other metals
2. Junction characteristics, avalanche multiplication characteristics
3. Etch pits before and after gettering
4. Infrared transmission
5. Light emission from reversed biased junction
6. Electron microprobe of impurity concentration after gettering

V. SLOW COOL JUNCTIONS (Tucker - Flint)

1. Electrical characteristics versus cooling schedule, avalanche multiplication factor
2. Oxygen by infrared after slow cool after and before gettering
3. Light Emission

I VI. PYRAMIDS IN EPITAXIAL FILMS (*a good first project for Lawrence*)

1. Determine the nature of the pyramids (Lawrence - Flint)
 - A. Sectioning, impurity profile, Xtal structure
 - B. Diode characteristics of a junction with pyramids, avalanche multiplication factor.

- C. Light emission from reversely biased junctions, photograph
 - D. Electron microprobe of pyramid
 - 2. Locating the Origin of Pyramids (Wigton + MTS - 3)
- VII. GRAIN BOUNDARY AND DISLOCATION
- 1. Correlation of defects and crystal growth condition
- VIII. DIFFUSION DURING EPITAXIAL GROWTH (Roder - Wigton - Sah)
- 1. Gallium Diffusion to get impurity profile (Roder)
 - 2. Capacitance method to get impurity profile
 - 3. Diffusion mechanism into the epitaxial layer from substrate, diffusion coefficient (Roder - Sah)
- IX. GROWTH OF SILICON OXIDE - GROWTH KINETICS (Flint - Reid)
- 1. In high pressure steam
 - 2. In dried oxygen
 - 3. In wet inert gas
 - 4. Electrical and surface properties of the various oxides
- X. IMPURITY SEGREGATION BETWEEN SILICON OXIDE AND SILICON (Roder - Leistiko - Sandor - Sah)
- 1. Gallium diffusion techniques to get the impurity profile in silicon (Roder)
 - 2. Neutron activation analysis to get the total impurity segregated into the oxide. (Sandor) - *One slit to see total in oxide.*
 - 3. Out diffusion profile of compensated crystals for FET (Roder - Leistiko)
- XI. EPITAXIAL GROWTH KINETICS (Wigton - MTS - 3)
- 1. Horizontal system (Schulenburg)
 - 2. Vertical system
 - 3. Diffusion Furnace (Schulenburg)
- XII. SURFACE DIFFUSION AT Si-SILICON OXIDE INTERFACE (Tucker - Flint)
- XIII. COOPERATIVE DIFFUSION
- XVI. PHYSICAL PROPERTIES OF MAGNETIC THIN FILMS (MTS - 4 - Sah)
- XV. PHYSICAL PROPERTIES OF METAL AND METAL-DIELECTRIC FILMS (MTS - 4 - Sah)

DEVICE RESEARCH & DEVELOPMENTS

This category includes all research and development work on devices including both junction and thin film active and passive devices.

I. FIELD EFFECT TRANSISTORS: OPTIMIZING GEOMETRY FROM DESIGN THEORY (Bittmann)

1. Design theory: extended into the saturation region (Sah, Bittmann)
2. Numerical Design and Optimum Impurity Profile (Bittmann)

II. NOISE IN FET (Lauritzen)

1. Measurements (Lauritzen) variables are T , V_G , V_{DS}
2. Theoretical Model and Analysis (Sah, Lauritzen)
3. Equivalent Circuit and Optimum Circuit Design (Lauritzen)

III. SC-FET (Sah)

1. Drift Problem Experimental (Leistiko & Tremere)
2. Drift Problems, Theory (Sah, Tremere, Leistiko)
3. Design Theory of SC-FET (Sah, Tremere)

IV. SURFACE CONTROLLED TETRODE

1. Design Theory
2. Noise

V. TUNNEL EMISSION DEVICES (Saxena)

1. Diode
2. Triode

VI. DESIGN OF INTEGRATED PARAMETRIC FREQUENCY CONVERTER PLUS OSCILLATOR (Bittmann)

VII. P-N JUNCTION INDUCTANCE (MTS - 1 + Sah)

1. Measurements using Wayne-Kerr Bridge into High Level of Forward Bias (MTS - 1)
2. Theory
3. Effect of Heavy gold doping (see also Supporting Research I.3)

VIII. P-N JUNCTION ADAPTIVE ELEMENT (Wanlass + Sah)

1. Lithium Diffusion Technology
2. Capacitance Measurements
3. Memoristor Elements

IX. IMPACT IONIZATION NEGATIVE RESISTANCE DIODE (MTS - 1 + Sah)

1. Fabrication of Devices
2. Extension of Design Theory, small signal r. f. analysis

- X. RADIATION DAMAGE IN SILICON TRANSISTORS AND DIODES (Lauritzen & Fitzgerald)
- XI. RC THIN FILM NETWORK (Waits & Price)
- XII. MOS CAPACITANCE
 - 1. Silicon-Silicon Oxide (Price)
 - 2. Other high dielectric constant material (Sandor)
- XIII. HIGH RESISTANCE THIN FILM ELEMENTS (Campbell)
 - 1. Oxide Covered Nichrome Resistance (Waits)
 - 2. TiO_2 -Ti resistors (Sandor, Waits)
 - 3. Metal-Dielectric Mixture (Sandor)
- XIV. THIN FILM INDUCTANCE (Campbell)
 - 1. Classical Approaches (Campbell)
 - 2. Others
- XV. THIN FILM FET
 - 1. Silicon (Campbell, Geer) - *Make Hall meas.*
 - 2. CdS (Wanlass)
- XVI. MAGNETIC THIN FILM MEMORY (Hale + MTS - 4)
- XVII. PIEZOELECTRIC INDUCTANCE AND TUNNING ELEMENTS (Campbell)
- XVIII. FERROELECTRIC TUNNER (Campbell)
- XIX. DISTRIBUTED EFFECTS: ELECTRON-PHONON TRAVELING WAVE TYPE INTERACTION (MTS - 5)
- XX. SEMICONDUCTOR PLASMA (MTS - 5)
- XXI. GALLIUM ARSENIC DIODES AND TRANSISTORS (Broze)
- XXII. APPLICATION OF DISLOCATIONS AND GRAIN BOUNDARY STRUCTURES TO DEVICES (Tucker or MTS -6)

MTS-1 Ph.D. Solid State Physicist or Electronic Engineer with strong solid state electronics background

Projects:

- S-I.3. Recombination properties in heavily doped junction
- D-VII. P-N junction inductance effect
- D-IX. Impact ionization negative resistance diode

MTS-2 Ph.D. Solid State Physicist with some background in electronics

Projects:

- S-II. Determination of the concentration and the type of impurities using Hall effect and spin resonance
- D-XXIII. Application of Hall effect to devices

MTS-3 M.S. or Ph.D. in Physical Chemistry or Chemical Engineering (Req. Approved)

Projects:

- S-XI. Epitaxial growth kinetics
- S-VI. Origin of pyramids in epitaxial layers

MTS-4 Ph.D. Magnetic Solid State Physicist (Req. Approved)

Projects:

- S-XVI. Physical Properties of magnetic thin films
- S-XV. Physical properties of dielectric and magnetic films
- D-XVI. Magnetic thin film memory

MTS-5 Ph.D. Solid State Physicist or Electronic Engineer with Strong Device Background

Projects:

- D-XIX^o Distributed effects: electron-phonon traveling wave interactions
- D-XX. Semiconductor plasma

1963 Product Planning

The student in the star:

Star spec as

LVCEO
60V
40V
30V

all large star, no Au

the student made with the same p epi wifes there out.

Small star

LVCEO = 30V

$\tau_s = 20ms$, $COB = 10V$ 8 pf $V_{CE} = 0.6 @ 150$
1.5 @ 500

Here is student family layout

Epitaxial

Non Epitaxial

LVCEO	T ₁ (1340 dif)	T ₂ (4200 dif)	T ₂ (1340 dif)
12-30	X <small>no Au</small> ✓ <small><10ms</small> 3111	X X	X X
30-60	X <small>FALL OUT</small> ✓ <small><20ms</small> 3112	X X	X X
>60	X <small>3015</small>	✓ <small>4015</small> X	X X
>100			

LVCEO	T ₁ (1340)	T ₂ (4200)
12-30	X X	X X
30-60	X X	4010 X
>60	X X	4015 X

Student's Cost of row

Priority (row)

- 0 4010, 4015 in production
- 4 3111 - hasn't been made. Will replace 1341 except for CTE. (excellent film dev)
- 1 3112 - made in R&D. Has usual high p epi problems.
- 2 3015 - never made. Suffered bad material problem.
- 3 4015 - some made on material. Needs material supply.

3112 needs five runs using Peterson's material to be ready. This means it will be Nov for cord cutting. By then we will deliver to them the extra dice from the 5 runs and wafers for 50 runs of their own.

3015, 4015

Sept. 4, 1962

ROBE

Berliner
(Flint)
Shimada
Hill

Blome
Ferguson
Dunn
Fong
Hart
Joh
Moue

Discussion of causes of losses in production:

4200

Die sort	Classification	To (3 later week)
1. Low Breakdown 41.2, 36.9, 57.4	1. TCBO (25°C)	8.5, 9.1, 6.2
2. Soft 7.5, 11.2, 10.0	2. BVCE/5	2.4 - 4.8 - 3.4
3. EB 1.5 1.7 1.5	3. LVCE/0	2.0, 1.2, 4.5
	4. VCE (SAT)	2.5, 2.5, 2.5
	5. Other	
Elect good Via reg	24.4, 24.7, 35.8 2.7-3.1	

	1310 (die sort)	1321 (die sort)	Class	1310	1210	1321	1340
Lab Breakdown	36%	32%	good	~50%	55	55-70	80%
BVCEs (Cumblyng)	64%	16%					
low hFE	48%	12%					
Visual:		BVCE sort 12%					
Incomplete Al pattern	100%						
spots bridging etc							
good	~20%	up to 45%, max					

There is no major difference in the die sort criteria. (The 1310 were big wafers.)

At diode check, ~20% of all diodes have spots that light up. The other 10% are soft.

Phil Flint will increase emphasis on some of these problems. The wafers are 1 1/2" (in length) actually average ~1 1/32".

Paul Hill wants to start with 4200 diffusion.

For next time:

Paul Hill will review program
will discuss observations to see when process improvement
is being made. These should include checks for
point defects.

Phil Flint will describe the Mtn View type problem
at diode check and compare with our results.

(Sam gave them some $1\frac{3}{8} \times 3$ glass with relatively poor
pattern on them because of soft, scratched glass)

Staff Meeting - Sept 6, 1962

1. R-element to Mr. Wein to do
2. C ICC done " " " "
3. Patent on flat package?
4. "Photochromic" process? for marks, etc.

Nichrome resistor meeting 9/10/62

Waite: - his technical report
(all cold substrate)

Sheet resistance $\sim 0.5\%$ for $100\ \Omega/\square$
 $\sim 3\%$ " $200\ \Omega/\square$

Run to run $\sim 6\%$ for $100\ \Omega/\square$ (old type monitor) - should improve
 $\sim 4\%$ for $200\ \Omega/\square$ " " "

Mask variation 1 $\rightarrow 1.15 \pm 0.07$ in working plates.
2 $\rightarrow 2.15 \pm 0.07$

Alloy cycling $+15\%$ on $100\ \Omega/\square$ on quartz plate heat 3 min @ 550°C .
 -15%
 -4 to -39% on $200\ \Omega/\square$

It is not known if the change on heat cycle is contacts or the film itself.

Per Dev: (Dave Talbot)


Started \sim Aug 23

$\pm 2-3\%$ on monitor after opening to air over 20 runs.
This is all cold substrate stuff.

They are being made into 1-mil DA resistor patterns.

Bob Martin did hot substrate stuff earlier, but claimed he got no trouble.

A test vehicle of the type



Should be done on reg. resistor and
on those on P-diffused substrates.

Pierre has 100 hr @ $2500\ \text{watts}/\text{cm}^2$ with no measurable change
and an indicated temp of 7200°C , probably 400°C .

Also some encouraging 30°C storage.

102

Meeting

9/11/62

-

Minutes, etc

Galvan
Schultz
Ferguson
Ginnick
More

Section Meeting 9/11/62

103

SOR Camera is still full of bugs. There is too much gain in the feedback loop giving hydraulic hunting (vibration).

The problem of resonator was discussed. We need as much precision as possible. A program will be started to track down the origin of the variations.

-Check next time



Chromium masks: If these are ok, then Sam would like to try KOR in SOR camera.

Pictures show that the pyramide still scratch the film badly! It is not really scratching, but rather puncture wounds.

Set up:

1. to try Al_2O_3 substrate for the Cr.
2. Projection printing
3. Point source printing

Chet will dig out old stuff on projection printing.
Sam will try to get the Al_2O_3 plates.



104 RNN Staff Meeting - 9/12/62

1. Dicks has an ADAM reliability problem. - Check this.
2. Can we die-sort to Antares (and Neptunus) spec.
3. The FD-1 has lost control of C on FD-1. 600,000 dollars for Methuen during 4th Quarter is tough on this basis.

Photo devices:

XP-D (the collector-base diode of XP-3) - No schedule

XPOT (to make smaller diode) - " "

FSP-100 The collector-base junction of a 4200 in a TO-5
This should be made in an XP-3 version.

XPS-3 Photomixed - must be developed

Internal photo device (given type needed) - should combine uses.
The above stuff should be part of a project review - not for schedule

Microtape ^{reader} system - in limbo (needs interest) Await a surge of public demands.

Electrostatic printing - no work done in last 6 mo - to start again

~~Digital encoder matrix - NSA? - no intent yet - looks like fun~~

Digital encoder matrix (Optical wiper arm)

~~Code-decode~~ Photo cross point - looks like fun (NSA, etc)
needs for tape transport to be useful for programming.

EDM - We will package a version of it - Needs H.B. tech book.

DVM - re-Xfer date Nov 1. Model 2 work on me chip on lead-off.

Block:

1. 1st dif amp - 10 made ^{and one to Ed, 1 accepted}, one to Ed Russell - Xfered - 10 diff, 1 taken.

2. FET operational - (differential input) - 3 done by end of MO. # limited because of parts problems. Oct 1
Russell to make 10.

Revised current source - Ed can do - needs memo

3. 3-stage dif amp - 3 by Oct 31 to E Russell

1/2 I converter (no special code, but ties in to it)


Std cell replacement

Log amp


Sept 13, 1962 - Metal based amplifier & tunnel emission device

Spence
Bittman
Sof
Himmil
More

Review of device conference structure




Atalla & Kikling (BTL)



α of 0.01-0.4 at $I_E \sim 70$ ma

This is also a point contact



Two packages as per exploded drawing, one of each sex connector

Compliance \bar{c} 35G
35G


Range 0-100 to 0-10000

PT-A
0-200 tested, can probably get 0-50 \rightarrow 0-10,000.
For 0-10 psi need \approx 64 μ or \approx 200 mil diameter.

$g_{out} \propto \left(\frac{radius}{thickness}\right)^2$

Overpressure 300% ^{cont damage} _{50% to cont rupture} figure on about 300% (can be traded for sensitivity.)

To prevent shock problem, go to



Voltage ~~15 volts~~



15 v (Our tests are at 10 v \bar{c} no noticeable warm-up time on PTA. PTB is still unknown.)

Output voltage

PTA Measured 250 mV @ 500 μ strain @ 10 v
PTB (with different pattern)

The PTB has an asymmetric pattern necessary to make max use of the strain pattern. Because of the pattern, the gauge should be non-linear for const voltage, but should be for a const current source.

The geometry of a PTB is



\therefore get \approx 2 x the output, but we will have a 0-point problem.

Hope to get 1 v out \bar{c} 15 v in and 1000 μ strain

Edum, inc. 9/17
 To me this assembly giving a 0-point offset looks nice.
 (P)

Input-output impedances
 1K on PTO
 78k on PTA
 (350R on 356)

This is too high for ordinary cheap recorders without a buffered output. But, because of T dependence on impedance, not worth trying to level.

Sensitivity — 356 is within 2% of nominal — using a knob.

On the raw diaphragm assembly we can hope for $\pm 20\%$?

Zero balance — PTA — 400 ± 30 mV

Must be $\approx 3\%$ of full scale — it is for 356.

Linearity & hysteresis
 Linearity of — 0.2% on sample 1
 — 0.4% " " 2

There are two mid-range devices they represent 2 units with polished diaphragm, but are not selected.

Thermal hysteresis is great
 Zero shift, however, is not so ~~great~~ good ($\approx 0.1\%/^{\circ}\text{F}$, or an order of magnitude > 356 and too bad).

On PTA-sized shear gauges, this was greatly improved — down to the necessary requirements.

Xducer, cont 9/17
In summary:
device

1. PTB - spec mounted

limitations:
needs current source
thermal zero shift
1K output impedance

2. 1+ electronic package

A. Current source + emitter follower
B. " " + H-bridge current out

- 3 diddle points
" " "

3. Flush diaphragm & shear - stripped - low temp.
LoH

4. Shear gauge & detector

- 1 " " only

My job spec

Rough cost estimates:

PTB Diaphragm, 7 possible, 50% choice, = 3.5/pcr @ \$20/pcr = \$7 each

Diaphragm mount (same prime material) = 700/Ktd + labor \$3 each

Machined mech. parts

Case @ 45 min/unit inst =
(small quantity est x 2)

\$7
(14)

Connectors (bracket)

2 1/2

O-ring

1/2

Mating connector

1 1/2

Banding and other assembly 15 min

\$2

Test - 1 hr

\$8
\$31

Electronic look near the op. amp costs

\$150

Micrologics production review: 9/17/62

Plough
Yost
Schultz
FurinaSeeds
Feynman
Gyngiel
More

Agenda:

1. Review of present production (or lack) situation
2. Present problems
3. 1st results on new masks
4. Action items
 - a) new structure?
 - b) base χ/ϵ
 - c) scheduled throughput.

1. Making $\mu L +$ bitsRun $\sim 3,000$ F.S./weekIncrease to $\sim 10K$ by end of Nov.


5-6k by end of this month

Class Yield looks like $\sim 50\%$ to total A+B ($\sim \frac{1}{2} \cdot \frac{1}{2}$).

Find:

2. a) Material quantity supply has about cleared up - using Futurocraft material. Using $\sim 1''$ wafers. ~~Only~~ Get a lot of reject upon etching. For 10k dice need 3k wafers
- b) Isolation run $\sim 60\%$ yield for a large number of courses.
- c) Base pedep. varies depending on element. New masks should all be done somewhat. Only S's have been made G made in done. All new masks will be in this week and out in ~ 3 weeks. The new masks have all bottle bottoms, all same R's.

All but the S + G will have dog bone resistors.

They are using $150 \Omega / \square$ (as near as can be measured?)

- d) Bad mask alignment at emitter oxide removal - to be removed by new masks.
- e) (We get ~ 10 good "S" dice per starting wafer)

9/17/62 - μ L, cont

e) Metallization - The metal etch is a real nifer at a time operation with very critical control. (Due to life on the leading edge of lifting).

f) Wafer check after alloy for R_c and β . At this time we loose ~ 50%. The 1340 spread is at least as large, however, "just" a proven control problem ^{lead resistor}

g) Die sort
Tough correlation problems
picks tough

Gates - 25% now, a lot is bad work of 175 points
S, C - 10% " 130 "

Major loss of yield is a general shorting another is that optical rejects for bad metal are underprobed. The bad metal is become damage, breaks, lifting.

h) About 80% come thru assembly and the subsequent optical inspection. The major loss is metal off. This can be improved by ion bombardment at metallization.

i) Classification - Major problem is strongly non-oriented.

Metal protection schemes can help a factor of 2.

1. Anodization: Metalliz, etch, completely metalliz, protect
KPR the probe, anodiz the 2nd Al layer completely.

2. Pass spraying - tried tomorrow
SiO₂ impaction -

3. We are still checking on the Chemi.

There is a serious problem on the punch-through for bit components.

μL , cont.Production forecast, μL only

	M	D	J	F	M	A	M	J	J	A	S
Forecast (in 000)	3.5	4.0	7.0	12.0	7.0	11.0	8.0	10.0	12.0	14.5	16.0
but, in most likely Possible (in 000)	8.5	7.5	13.5	19.5	14.0	19.2	13.0	10.5	19.0	15.0	24.5
Est split				B	C	F	G	H	S&S,		
				5%	15%	2%	18%	20%	40%		

This does not include any special order or DPW

3. New masks

Intent: To add design tolerance for

- Additional mask tolerances
- Improved yield

i.e., to convert B^{1/2} to A^{1/2} and give more immunity.

Thus K-2 which we thought to be lower in V_{CE} than μL .

The bit I components gave headboard as advertised.

The integrated units drawing 100 A/D low instead of 150 A/D, however, had

1. 74id V_{CE} (not) at 1250 than μL

2. 70mv lower V_{BE}

The design changes suggested by Col. 2 experiment will be compared with Farina + Ferguson this week. This will result in the design of new mask to be made at Mrs. Nain and run at Palo Alto.

GENERAL PHASES

- I. Maximum potential from present equipment and dopant systems.
- II. Modifications to equipment and procedures.
- III. Innovations in equipment, dopants, and procedures.

OBJECTIVES:

1. Consistently repeatable V/I level and range.
2. Minimize operator influence on diffusion processing.
3. Prepare processes with fewest steps, simplest equipment operation, and install best general diffusion practices in all diffusion areas.

PHASE I - Improve operating procedure on present processes.

List of critical operations in diffusion.

- a. Temperature control.
- b. Optimum predepositions of specific dopant sources.
- c. Cleaning and cleanliness (wafers and area)
- d. Diffusion parameter measurements and controls (correlations to beta levels, etc)

DETAILED PHASE I

1. Temperature Control (review already known work, and start implementation).
 - a. Maintenance of furnace control mechanism.
i.e., qualified technicians, written adjustment procedure, periodic control tuning such as controller response, damping, overshoot and the like.
 - b. Thermocouple calibration and control procedure
i.e. range of calibration validity, length and fabrication of thermocouples.
 - c. Profile procedure, frequency, and determination of usable zone
 - d. Tube and jungle cleaning and replacement
i.e. low temperature washing and high temperature tube changing procedure and frequency, teflon joints and tight valves, etc.
 - e. Boats, pull rods, thermocouple sheaths, tweezers, and handling equipment useage.
i.e. best usage, cleanliness, etc.

If diffusion control and analysis of losses in diffusion

1. Electrical; V/I average, range, selection of test points, method of recording, etc,
2. Diode; test conditions, reject levels, classification of defects, etc.

3. Mechanical; prevention of wafer handling breakage, etc.
4. Test 70 or equivalent electrical test; selection of parameters and their test conditions for maximum diffusion control, correlation between major losses and diffusion operations, realistic reject limits.

DETAILS OF PHASE II

Sept 18, 1962

- ROBE

Barber
Bode
Sandy
Hill
Eggers

Hill
Blom
Feynman
Mann

113

Hill on old business

Machining:

1. Hard Chrom

2. Resolution & small geometry, thick coating
1210 emitter can be done now on thick APP by control of exposure. Paul is convinced that this can go into production.

Masks:

The edges are margin the one we gave them is 4200 people have not tried them. Our new ones are much cleaner, but they have a little more pinhole problem.

Sam would like 2x2 if possible.

We will do some current 1210 structures. By then we will have data on pattern size, etc.

The 4200 & 4500 are using the ~~old~~ new masking technique with good results — like 48-50% die rot on the first couple of runs to come through. No lifting!!

The program: See outline.

Pinhole checks have been stopped on regular twice-daily basis. They will run still on the 2x weekly basis.

Next meeting in 2 weeks.

$\frac{2}{20}$ $\frac{1.74}{1.5}$

$\frac{1.3}{1.1}$ 3.

1.8 ~ 10

Spink
Berlin
Fryson
Jean Paulson
Jean Le Gallo
Brown
Bickel

Diode review: 9/19/62

Start Jan 15

March got 1000 good FD-700

Made a couple of good lot here

By middle of May it went dead!

C. Baker spent a few days here

went to 4 μ min epitaxial, still no FD-7

Typical run runs

7-15 v

no 720

1.2-1.5 pf

< 0.8

Using everyone material, now only a small scattering (total 3-wafers) that gave good stuff. This was Peterson material.

They are still fat on forwards.

The mask is now $1\frac{1}{4} \times 1\frac{1}{4}$ with a $(0.8)^2$ cut.

This has confirmed that C's are still ok.

Normal process aims at 16 min with A & B diffusion. The good ones we made were long diffusion, but all the long ones aren't good.

This is a ~ 15 Ω \sqrt{I} B diffusion

Action:


1. Make 20 mil mashe !!!
2. Jean will come to R+D to work c
b. Parker to establish
a) That we can still make it
b) A supply of good material.
3. R+D will make runs until its going
bush up here.
4. Assembly at S.R.

FD-6


Getting ~ 30-40 75 v units / stat; wifer
100-125 "salesable" units / " "

Problems that are seen:

Oscillations: ~30% of the units do this, especially high volt.



"Double beak"



There are stable on life, however.

The FD-6 has reliability problems. IR \neq V_f.
They look sick at $> 150^\circ$.

The IR problem looks ^{like} a soft.

Zener (100 μ amp)

~~OX~~ (like FD-1)

1. P-diffuse a leppod - ~~polished~~ ^{rounded} wafer

2. Polish the rounded side (to $\sim 125\mu$)

3. OX

4. Mark



5. B-diffuse (5 hr @ 1145)

6. Mark

7. P-diffuse ($\sim 65-70$ min @ 1100) (Use only the phosphorus getting)

8.

7.5 ma Zener:



Flow chart:


0.5 R - cm (std)

Ox

Mark

Base diff. (1340) (std lead up)

Mark



Emitter dif. + base - test
Oxide removal

Ni in R₀D - Ray
worn dot the reliability

S.R. has serious doubts on the ability to assemble Ni'ed units. This relates to their very bad FD-3 experience.

Disc Oct 15

Proven 1 Nov. - Ni if no contrary data

Xofer meeting on the U-2 - Sept 25, 1962

U-1: 5-mm started @ Mtn View (total ~45 wafers)
Made 1 wafer ~10% direct yield - very noisy
The 3, 4 & 5th are at die cut (~30%) no data

- Walt
- Rich
- JPF
- Schultz
- Tamm
- Shilly
- Kubell
- Santa
- Rogel
- Parize
- Knudson

Our runs have averaged 40%
These runs have not been double masked. We
feel that double masking is important.

Their process has deviated in many, many respects from what we
have done in R&D.

They get 6700 good dice. Get only 40-70% ^{class} ~~overall~~ yield.
(The Al was not easy to bond to & let see opens)

Meeting on the Autometer Sept 26

Out again on Oct 10

Spinal
Horn
Sphery
Karyon
Farnin
Tetter

Oct 27

We can eliminate speed-up capacitor

Down to ~ 175 points - still needs two small C's
which are included in the point count.

It was breadboarded and worked

Take exception to breadboard voltage.

56-800

Oct 2, 1962 - Section Meeting

Everybody but Carl:

117

The 10 pm. disute is falling.

The growing exp is not yet started.

Plastic-coated masks for epitaxial pyramids: We have found one supplier that works fine. ca 1/2 - 1 mil coating.

Applied by dip & drain

Art is writing some stuff down for tech rept.

ROBE Oct 2, 1962

Sang
Hill
MoneJPF
BLOME
FOK

The 2 marks provided last time still have not gotten results. It was decided that only 10 experimental runs would be tried. Paul Hill thinks that most (or at least many) of these were lost by a general KPL run problem.

Sang on opt. dif.

$(CH_3)_2B$ is going into production

ML	- all over
4200	- setting up, run in 1 or 2 runs
4500	- " " , 2 weeks
S.G.	-

By next time P.H. will have an implementation schedule so that we can convert over up here.

Will have a steam controller to control T

Chromin marks:

We can hold etching to a quite extent ($\pm .04$ mils)

We supplied ^{a set} ~~the~~ marks (or) a excellent resolution.

Project review, Oct 4, 1962 - Epitaxial

Roder
Schlesky
Wright
Sih
G Yam

Roder on the profiling:

Still the spikes at the surface


We will do a curve fitting job on some of the profiles to evaluate t_f and \sqrt{Dt} . These will be compared with

t_f from sectioning and from stacking prints

\sqrt{Dt} from $t-T$ cycle.

Wright on growth rate.

T (const)	Max growth rate $\Delta H \sim 200 \text{ kcal}$	D (fts) $\Delta H \sim 38 \text{ kcal}$
1230	1.33 μ/min	0.45
1265	6 μ/min	0.6



this was on a 1-tier comb

We are going to need hydrogen purification capacity, \$13,000

We will do the symmetry experiment to check a gas phase transport.

We will check growth rate vs hole size.

We will go back and get a low dislocation count K^{et} and look again at the perfection.

Frank says our materials people are growing @ $6''/\text{hr}$, which is way above the $2\frac{1}{2}$ generally accepted as max for low dislocation density.

As continued 10/5/62.

Surface prep.

We do much better on our mech. polished than on our chem pol. On the Westinghouse safer we got only 3 pyramids. Washed in TCE, acetone and D.I. water.

PROJECT 172 - ADVANCED MICROCIRCUITRY TECHNOLOGY - J. Campbell

PROJECT OBJECTIVES

1. Resistor Technology

Development of a resistor technology capable of producing resistors within four major categories

done

- A. Resistivity 30-300 Ω /sq, minimum line width 1 mil, TCR \sim 200 ppm/ $^{\circ}$ C, \pm 5% tolerance
- B. Same as (A) but tolerance better than 1%, may be individually adjusted
- C. \geq 100 K Ω in 100 mil square, TCR < 5000 ppm/ $^{\circ}$ C, tolerance \pm factor of 2.
 \sim 1-10 K Ω /sq, 1 mil line width, \pm 10% or so
- D. \approx 10 K Ω /sq or 1 meg in 100 mil square, TCR low as possible, \pm 10% tolerance. To be used by Special Products

2. Capacitor Technology

Development of a capacitor technology capable of producing capacitors having a figure of merit of $6 \frac{\mu\text{fd V}}{\text{cm}^2}$, corresponding to 4 pf/mil²

This is about the limit of the material. For the higher ϵ materials, the S.V. fields are lower.

for a rating of 10 volts. Tolerance should be \pm 5% for the 100 pf size.

3. Large Integrated Devices

Development of an array of diodes, each having a forward equivalent resistance less than 20 ohms at 1 ma current and having a reverse breakdown greater than 20 volts. The diodes are to be connected in a criss-cross array, and provision is to be made to change the number of active diodes electrically after construction of the matrix. In a variation of this a decimal-binary converter having permanent connections is to be constructed.

4. Evaporated Field-Effect Devices

Development of a field-effect device having all components, including the active regions, formed by the evaporation of material onto an appropriate substrate.

5. Way-Out Devices

A. Tuned Circuits

Development of an integrated device capable of having a tuned response with an equivalent Q of at least 50. Such a device should have a stability comparable with existing LC circuits. An arbitrary test vehicle will be construction, in part, of a 60 mc IF strip.

B. Integrator

Development of a device capable of integrating an input signal with a time constant of a least several hours.

PROPOSALS FOR CONTINUED PROJECTS

1. Resistor Technology

A. Metal Film (R. Waits)

At present there is a large run-to-run variation in the values of nichrome resistors (100 - 200 Ω /sq). Within a single run 65-90% of the resistors are within $\pm 5\%$ of the run average, but over a series of nine runs only 33-43% were within $\pm 5\%$ of the over-all average. The variation in sheet resistance from run to run is 4 to 6%; within a single run the sheet resistance varies from 0.5 to 3%. Alloying for 3 minutes at 550°C causes a large variable change in resistance; + 13.5 to -15.1% for 100 Ω /sq resistors and -5 to -39% for 200 Ω /sq resistors.

The effect of 200° and 300°C storage is being evaluated for 200 resistor arrays (~ 500 resistors) and 150 single resistors.

Thin nichrome films that have been protected with silicon monoxide show promise as resistors in the 1 - 5 k Ω /sq range. The maximum TCR of 2 k Ω /sq resistors is -190 ppm/°C in the range 30° - 100°C. From 100°-300°C the TCR is less than 80 ppm/°C. It is proposed that the study of metal film resistors be continued with the aims of

- a. producing stable resistors in the range 2-10 k Ω /sq and
- b. improving the stability and life of nichrome resistors in the range 100-200 Ω /sq.

Other possible metallic films, such as evanohm, tantalum, or rhenium will be investigated as time permits.

Studies of these films must be made to show complete compatibility with respect to present device fabrication techniques.

In addition, further work needs to be done on individual adjustment to fulfill the needs of part 1b of the objectives.

B. Oxide Film (H. Geer and J. Campbell)

Little work has been done on this project during this period because of the discouraging results obtained with previous methods of deposition. Recent results with reactively sputtered films of tin oxide have been more promising; films of about 8000 Ω /sq being produced in approximately 15 minutes of sputtering time. The

resistivity of the film is $\sim 10^{-1} \Omega\text{cm}$, the TCR is -10^4 ppm/ $^{\circ}\text{C}$ over the range 30° to 100°C . Uniformity is approximately 20% over a 4" diameter area within the deposition apparatus; run-to-run reproducibility appears to be in the range $\pm 20\%$. Note that here, as in the metal films, the possibility exists of monitoring the resistivity during the run. If developed, this technique should fulfill part 1c of the objectives.

C. Resistor Compositions (J. Price)

a. Silk-Screen Techniques

Using KMER techniques, line patterns 7 mil wide and up have been successfully applied to the 400 mesh stainless steel wire screen. Ink printings tended to spread out wider than the KMER pattern, giving minimum line widths of 12 mils. Film resistivities have been recorded up to 30 K Ω /sq. The best control of print thickness which can be expected with screen printing is 10 - 15%. Also, precision registration with the screen printer is difficult.

b. Alternative Printing Techniques

A printing method has been tried which uses selectively etched copper (electroplated onto alumina) as the mask for the ink. It was hoped to improve pattern resolution with this technique, but so far, due to several problems, results have been negative. Another technique, using SiO₂ as a mask, and etching the ink film in CP-6 was tried, without success.

This technique should fulfill part 1d of the objectives.


D. Cermets -(J. Campbell)

In order to obtain surface resistivities in the range of $10^4 \Omega/\text{sq}$ thickness ($\sim 200 \text{ \AA}$), it is necessary that the resistance material have a minimum resistivity of $2 \cdot 10^{-2} \Omega\text{-cm}$, neglecting edge-scattering effects. This immediately rules out all metals, and we are left with semiconducting materials or metal-dielectric mixtures. Of the latter, the chromium - silicon monoxide system offers a possibility. It is proposed that this and similar systems be explored for their possible value toward fulfillment of part 1c of the objectives.

E. Tantalum Nitride

Gerstenberg has shown that sputtered tantalum nitride has a resistivity of about $2.5 \cdot 10^{-4} \Omega\text{-cm}$. While this is somewhat lower

Can eliminate for now



$$R = \rho \frac{10^{-5}}{(10^{-4})^2} = \rho \times 10^3$$

$$100$$
$$15 \Omega$$

than is desirable (for $10^4 \Omega/\text{sq}$, $t = 2.5 \text{ \AA}$) the film still has the desirable property of low TCR. It is proposed that the properties of this film be investigated as time and equipment permits.

2. Capacitor Technology - J. Price

Thus far, MOS techniques have been used exclusively for capacitors. Dielectrics have been formed both by thermal oxidation and by anodic oxidation of the silicon. Until recently very little success was achieved with thermal oxidation, the oxide shorting out at very low voltages, despite the various cleaning methods and photoresist techniques which were tried.

However, the latest run using thermal oxidation was far more successful, with over 80% non-shortened capacitors, and typical oxide breakdown at 80 volts ~~X~~ ($\sim 8 \cdot 10^6 \text{ v/cm}$). This improvement may be due to better starting material. ~~XXXX~~ Within this run, 90% of all units were within 5% of the median.

A number of anodic oxide capacitors have been canned and lift-tested. Unloaded capacitors showed no drift after 500 hours at 300°C , but with 20 volts applied bias, at 300°C , all shorted in under 50 hours. These units were not hermetically sealed. Further testing will be done on fully sealed units.

It is to be noted that with present SiO_2 techniques we can expect capacitor figures of merit of about $4 \frac{\mu\text{fd v}}{\text{cm}^2}$, while going to other

dielectrics such as TiO_2 would yield figures of merits at most of about $6 \mu\text{fd v/cm}^2$, assuming a rating of 50% of breakdown. These figures are about at the project objective (± 2) and it appears we have reached a fundamental limitation in technology. (J. Price)

A. Diode Matrix - (J. Price)

Work on this project was held up until recently due to the unavailability of methyl borate furnaces. Individual isolation yield figures should give an overall matrix yield of about 75%. Thin Aluminium fuses which have fusing currents around 1A show no change after 100 hours storage at 250°C .

Breakdown voltage of both isolation and diodes is typically 150 volts

1500-1100A
600 eq ml



3. Large
Integrated
Devices

8X8

in 8 Ω cm bulk silicon.

B. Binary - Decimal Converter

This device has 40 diodes, with 8 inputs and 10 outputs, on a 125 x 75 mil dia. First runs showed unwanted transistor action in the NPN structure, which can cause incorrect logical operation, but with heavy gold doping, electron injection into the collector region can be reduced to a negligible level. For the high voltage converter, means of achieving deep, high resistivity p-layers are being investigated. A radial, 18 lead metal preform is being made, to be bonded directly to the Aluminum pads and mounted in a flat circular package.

4. Evaporated Field Effect Devices - (H. Geer)

To date gains of 100 μ mhos have been achieved with this device operating in the enhancement mode. The devices have been fabricated on sapphire substrates and have a silicon film thickness of about 1 micron. Pyrolytic oxide ($\sim 2000 \text{ \AA}$) is used as gate insulation, giving breakdowns greater than 200 v and a d. c. input impedance greater than 10^{14} ohms. Gate leakage has been eliminated as a source of transconductance in the latest runs. The pinch-off voltage of the device appears to be equal to the applied bias. Biases of 45 volts having the same polarity as the drain were necessary to obtain appreciable gain. Drift of source-to-drain current overnight with ~~22~~⁴⁵ volts applied to the gate were about ~~40~~ ⁴⁰⁰.

A new mask offering improved geometry is being made for this device.

5. Way-Out Devices

A. Tuned Circuit

It is proposed that studies and simple experiments be done toward solution of the problem of the integration of tuned circuit elements with our present microcircuitry efforts.

B. Integrator

It is proposed that studies and simple experiments be done toward the production of a device which will perform an integration. This will be used both for more conventional circuits as well as for adaptive circuitry.

C. Field Emission Triode

It is proposed that studies and simple experiments be made toward production of a three-terminal device utilizing field emission into a vacuum.

PROJECT SCHEDULES

1. Resistor Technology
 - A. Metal Films
 - Completion of 1000 hr life tests (12/1/62)
 - Initial Studies of Ultra-thin films (1/1/63)
 - Accelerated life & power-life studies of standard NiCr (1/1/62)
 - Initial studies of Re films (2/1/63)
 - B. Oxide Films
 - Reproducibility and TCR studies (11/15/62)
 - Accelerated life tests (2/1/63)
 - C. Resistor Compositions
 - Reproducibility and TCR studies (1/1/63)
 - D. Cermets
 - Deposition studies (12/15/62)
 - E. Tantalum Nitride (1/1/63)
2. Capacitor Technology
 - A. MOS capacitors
 - RC Network-accelerated life tests (1/1/63)
 - (This must compare thermally with anodically grown oxide)
 - B. Evaporated Oxide
 - Initial studies (11/1/62)
3. Large Integrated Devices
 - A. Diode Matrix
 - Package development (12/15/62)
 - Accelerated life test (2/15/63)
 - B. Binary-Decimal Converter
 - Package development (11/15/62)
 - Accelerated life tests (1/15/63)
4. Evaporated Field-Effect Devices
 - A. Parameter study (1/1/63)
 - B. Packaging (1/1/63)
 - C. Accelerated life tests (3/1/63)
5. Way-Out Devices
 - A. Tuned Circuit (indef)
 - B. Integrator (indef)
 - C. Field Emission Triode - Feasibility study (1/1/63)

MANPOWER REQUIREMENTS (6 months)

		R. Waits	1000 hours
J. Campbell	800 hours	H. Geer	1000 hours
J. Price	1000 hours	O. Uyeda	1000 hours

PROJECT 172

Technician (to be hired)	800 hours
Assembler (to be hired)	900 hours

EQUIPMENT REQUIREMENTS

Modifications to sputtering jig	\$350
Constant-Current Network	\$300
High-Temperature Oven	1200
Capacitance Bridge	1150
Switch for Delta Oven	~ 900

June

Pratt
Mason
W. H.
Campbell
Sack 1

Propit 172
Oct 5, 1962 - Project Review, film film

Pratt, BV in thickness in 10² m from Jan 50 - 2-500K.

Position:

At 200°C largest change was 0.5-2 except for one that in 2000

At 300°C change more erratic 3-4% 100 m² and some after 200 h ~ 10% breaks noted.

We don't know what the mechanism is - if it's related to if it's the film. Most will find out.

In the thin one, there is a large change during drying. In all cases it came at 1.5-2.5 K/D.

In the thin film, Raman. Re. looks very good.

On the big ones we have several others:

- a) Thin N₂ marks 5.0*
- b) SmO₂
- c) Coant (6+5.0*)
- d) J. Phys. A 8+5.0*

C₂ film has a good comparison to ~ 20 p.h./cm² - after an oxide etc.

Further out, can we see the third dimension.

Pratt will see that the O₂ etc is broad.

On thick samples, the back to back check technique

Pratt would be well. We will probably come of this

Oct 8, 1962


Project

Paper, etc

Lawrence
Fisher
Sal
Flint

↳ Pyramids :

Summary : seem to be terminating,
Originate at substrate
Make soft pyramids, but not L.B.



ie, the pyramids have a N-core that ^{can} extend ~~is~~ above the surface of the film.


The first type pyramid is the isaxial tricrystal (20%)

Mesa dividers were soft when a pyramid was included, those without were not. The avalanche B.D. is the same.


Mesas which cut a 90° in half were always short.

The low, flat-topped features, equilateral Δ^2 , also cause the same problems.

The top view of a Δ^2




Some θ 's have a depressed center - triaxial truncated (80% are multiaxial)




this is a 331 plane!

These θ 's can be followed clear down to the substrate. After putting etch of ground into film θ , get a trace



The trace gets smaller in depth and vanishes at the boundary.

Now consider the origin of θ 's



By lapping and staining (or pitting) at successive levels this has been sectioned.

Can follow the θ geometry to within 3/4 of the bottom then it degenerates into an etch pit.

In many cases the θ stops at the substrate - no continuation of the pit. i.e. No correlation of the θ & substrate defects (that old)

From the above geometry, $h_f \approx 3.65 h_p$, where h_p is the peak height of the θ , no matter how many peaks.

Everything we know or have done is consistent with the postulate that θ 's are caused by surface defects on the substrate.

Plans?

Light emission from junctions
Cu decorations


We will write up what we know now as a tech. rept.

Work will aim at

1. What are causes
2. Can he tie together a reasonable publication.

Other defects — Pipe problems

Summary of production defect problems:



At base diffusion we get pipes on the edge.

We have always seen these. They are points of low breakdown.

Flint thinks there are there on nearly all structures.

Now, in addition, they are getting pipes in the middle of the structure.

The ones at the edge are sensitive to cleaning before prep.

Pipe incidence has always been ^{bulk} ~~substrate~~ doping sensitive.

Flint suspects the prep. step.

He will present a report next Tuesday at the ROSTE meeting.

After base diffusion the run on the average 80% (60-90%). It seems to have a run correlation.

From what Flint says, one should consider trying an etch after opening the windows. This would be a good experiment.

TRANSISTORS:

Device & Description	New Technology	Additional Major Equipment	Transfer Target Dates									
			N	D	J	F	M	A	M	J	3Qtr.	4Qtr.
<u>SMALL GEOMETRY</u>												
<u>A. Field Effects</u>												
1. U-2 (chopper)	Material supply (same as U-1), out-diffusion	Epitaxial grower, diffusion furnace	/									
2. U-3 (100Ω on impedance)				/								
3. U-4 (high frequency)	Improved masking									/		
4. U-5 (high voltage)												/
5. U-6 (P-channel)	Special epitaxial starting material											/
<u>B. R.F. Transistors</u>												
1. 0000 UHF AGC, non-epitax.	3/8 mil masking (needs life test!)											
2. 0001 VHF RF	3/8 mil masking, thin epitaxial											
3. 0002 1 watt, 500 Mc	None											
4. 0006 2.5 watt, 500Mc												
5. VHF-UHF Power Osc. (> 5 watts)	Assembly structure											
6. Strip-line package	Assembly techniques	Furnace, test jigs										
<u>C. Switching</u>												
1. 0003 (1ns prop. delay optimum logic switch)	Masking improvement											
2. Film driver (2ns to 1 amp, LVCEO = 10v)	Epitaxial control, ultra-thin base											
3. NoAu replacement for 1324	Abrupt epitaxial, pre-growth diffusion	Diffusion furnace										
4. 3112 (30v, 20ms trident)			/									
5. 3016 (60 v, low VCE(SAT))	Special high voltage epitax.			/								
6. Radiation resistant Xstor	?											/
9/6/62												


Revised, sent 10/8/62

On the 1st photo exp:

- 1. Original reform
- 2. Ox, ethyl, B - Protop.

No paper has determined a check of time stability

On both of the most negative has found. One for example



for dark - rather electron light means long make dark usually mean side

The light was in one case, Fe. This was present in only a the oxidation step.

The knowledge refers in being run now.

It is interesting that the two groups of metal (the lead) Cu and Ni; Fe and Ni; as the composition of bronze and steel (steep part?)

~50% of the paper also metal in them. They all have high P concentrations

Also have tried regaining paper in several ways. We got them Fe (SO₄) spray CaCl₂

But this metal paper only at high level depending. That is, paper @ 0.012-0.015 cm @ 0.52-0.54 cm

We are trying to know in that P is always present in paper.

Defects, cent, 10/8/62
Program Plan:

1. Electron beam probing as process stage to try to see where netch and P come in.
2. a) Look for loops and see if it correlates \bar{c} oxygen diffusion
b) Do loops correlate \bar{c} segregation
3. Keep in touch \bar{c} Mtn View.

@ 11/1962

Reaction is $Ar + S_2O_2$

John Miller Campbell

How are p-type films - but can convert to n-type in a p-dif form


The p-type films have a $n = 0.17 \times 10^{19}$ T.C. $10 - 110^\circ C$

Most more as c points. Same as the STB pattern with subsequent Ar contacts.

Variables: $T, T, \text{Time}, \text{composition}$ (up to 11% S_2O_2)
500-1000 75-1100A

600 F in 3 comp for reproducibility

The final make in cooling the room independence of temp.



96 / 216 new between 0.5 and 1.0 MR

5/22 of pair on no refer or well matched. 5/23 " " " "

Problem:

1. Is sitting
2. Sept order change cause open
3. Indication of contact problem
4. Move

Section Meeting: Oct 9, 1962

The SRR and 10 position are going ok now.

Mtn View is trying a jing-rig intensifier 1000:1 scheme.

Sid has used lacquer-coated masks and it has solved line problems.

On the chrome masks, there is a substrate cleaning problem.

We run 100-200 micron pinholes ($>1\text{mil}$). We get ~~some~~^{many} more at 400X.

The proprietary Au etch is good for A-L. We will follow up.

Art will make pinhole counts on some of our stuff.

We will someday try to evaluate the effect of separation of mask + wafer.

Sam will check on the cost to make a printed dot board

- a) 1st of a kind
- b) subsequent.

ROBE

Oct 16, ~~1962~~ 1962 129

Sang on trouble area in squeezing diffusion.

Recommended new process.

Wafers are delivered oxidized from Materials. 5 fingers of oxide
lapped on one side only.
Etched on both sides - 50 μ from each side removed.

After ^{1st} masking the wafers are stored before KPR strip. They
are then stripped just prior to loading the furnace.

Cleaning on slide check is being studied.

The FSC furnaces can vary 5-10 degrees in 24 hrs.

Sang shows that the furnaces don't recover well at all (10 min at least).

The Hericidutz ^{Apex} furnaces recover much faster. It does vary little diff.

Paul Hill is interested in low mass boats.

Thermocouple: Calibrate \bar{c} Cu melting point. - 4 MO to set up.

4-point probe - Getting $\sim \pm 5\%$ reproducibility.

The slides: They need ~ 200 slides per month.

We will supply \sim this many for an indefinite time.

130

Oct 18, 1962 Noyce's Staff Meeting

See RNM:

1. Any paper whose existence depends upon the properties of a new device should have the device developer name on it.

2. Kiene.

3. See Campbell re Grant.

MINUTES OF MEETING
LONG RANGE TRANSISTOR PRODUCTION PLAN

October 3, 1962

I. LOGIC SWITCH

(a) npn

50-100 ma

1321, 1312 and 0003 (100 ma ?) increase.

$$\frac{I}{C_{ob} + C_{stray}} \quad \text{decrease } \tau_s, LV_{ceo} > 10V.$$

.5ma-5ma

No need to work in this field. 50-100ma takes care.

100 μ a

1250, improvement. Question of A_e to I_e need information--get from Sandia contract. Highest β at low current with max. f_t (minimize C_{te}, C_{ob})

(b) pnp

same as above npn

pnp version of 1250 or improved version with lower C_{ob}, C_{te}

II. DRIVERS

(a) Core Driver

500 ma, want $LV_{ceo} > 60V$, but consider salable 35V,

$V_{ce(sat)}$ low and constant with temperature

3511

$f_t \approx 400mc$ $\tau_s(150/15/15) < 25ns$

3111

Want npn and pnp complement

(b) Thin Film Driver


$LV_{ceo} > 10V$. 700 ma. $f_t > 600mc$.
 $t_{rise} < 5ns$?

Lower voltage. Want both npn and pnp.

III. RF AMPLIFIER-SMALL SIGNAL

0000/1 and improvements for VHF/VF for P.G., N.F., AGC,
cross modulation.

R. Shultz will get us information as to whether 1ma operating
pt. o.k. for all sockets in VHF receiver.



IV. GENERAL PURPOSE

low speed switch
audio etc. amp. } for low current gain (?)
analogue devices }
3010/3011
3510/3511

V. POWER

7000 and 8000 will strain us for quite awhile.

$V_{ceo} > 80V$. Blast out switchback units in an old type "agregate."

VI. SPECIAL PURPOSE

High Voltage Nixie Driver

High Voltage Solenoid Driver

Chopper Type - we will look at X3L structure for good B_n and B_I



Pre Product Planning Meeting Meeting, MM small geometry

UHC
JPR

Ref Aug (?)

Being done by ^{Sent} D.S. Problem

- 1340 P β_{FE} , v.l. yield (810, 708'2'), V_{CE} (125')
- 1341 P
- 1240
- 1243 P
- 1250 P
- 1251
- 1440
- 1244

1210
1211 (Want make 2N417's because of high leakage)

1221
1310 1311 transistor

1311
1321 1312
1312
1324 X speed run?

- 0000 AGE $\frac{3}{4}$
- 0001 RF $\frac{3}{8}$
- 0002 Agg 4, $\frac{1}{2}$ mil 14th
- 0003 - 1ms - to be dev.
- 0006 - $2\frac{1}{2}$ w 0500

U-1 first good one the Mts. train set up
U-2
U-3

- 3010
- 3011
- 3012
- 3016
- 3111

132

Small Geometry P.P.M.

1. The 1312 with 150

Box	Return
Spoke	Spoke
Schultz	Spoke
Ferguson	Widder
Gould	
Keis	

MINUTES OF MEETING
LONG RANGE TRANSISTOR PRODUCTION PLAN

October 3, 1962

I. LOGIC SWITCH

(a) npn

50-100 ma

1321, 1312 and 0003(100 ma ?) increase.

$$\frac{I}{C_{ob} + C_{stray}} \quad \text{decrease } \tau_s, LV_{ceo} > 10V.$$

.5ma-5ma

No need to work in this field. 50-100ma takes care.

100 μ a

1250, improvement. Question of A_e to I_e need information--get from Sandia contract. Highest β at low current with max. f_t (minimize C_{te}, C_{ob})

(b) pnp

same as above npn

pnp version of 1250 or improved version with lower C_{ob}, C_{te}

II. DRIVERS

(a) Core Driver

500 ma, want $LV_{ceo} > 60V$, but consider salable 35V,

$V_{ce(sat)}$ low and constant with temperature

3511

$f_t \approx 400mc$ $\tau_s(150/15/15) < 25ns$

3111

Want npn and pnp complement

(b) Thin Film Driver


$LV_{ceo} > 10V$. 700 ma. $f_t > 600mc$.
 $t_{rise} < 5ns$?

Lower voltage. Want both npn and pnp.

III. RF AMPLIFIER-SMALL SIGNAL

0000/1 and improvements for VHF/VF for P. G., N. F., AGC,
cross modulation.

R. Shultz will get us information as to whether 1ma operating
pt. o.k. for all sockets in VHF receiver.



IV. GENERAL PURPOSE

low speed switch
audio etc. amp.
analogue devices

for low current gain (?)

3010/3011
3510/3511

V. POWER

7000 and 8000 will strain us for quite awhile.

$V_{ceo} > 80V$. Blast out switchback units in an old type "agregate."

VI. SPECIAL PURPOSE



High Voltage Nixie Driver

High Voltage Solenoid Driver

Chopper Type - we will look at X3L structure for good B_n and B_I

Surfaces - Project Review

Oct 23, 1982



Summed the axle for a while. The remaining problem is conclusions

PPPM - NPM

should we?

4200 }
4205 }
4010 }
4015 } - (will not make 4200 sat, this may be a low E/P problem)
essentially 4016

4300 -> Planning on 4110 (in mill in 1340 dif)

3001 (300) -> 4016/16 (RTH?) -> Could be 4111 if adequate material was available

6206 - they are flying

4116 - 1344 dif, Trident II geo - prepared new product in TI design
Need > 300 LV CEO.

7000 - What is life data?

SCR-1 (4000 - 39) - Ready for guy.
- B
- B

P-3 - We are running 5K, - Ready for guy.

Plager, Low cost, power
Low cost, low power.

Power Ketr

7000 - No epitaxial material
Triple diffused is causing problems

We will meet Nov 15 to check data

1. M.O. on

a) Triple diffused \bar{c} lap

b) Westinghouse epi

c) \bar{c} , non epi, non triple

2. JPF on reverse PNP epi data.

SCR-1 - A man will come up - Yost will tell them.

PNP -

40/40 4500

0.1/2 4511

0/2 3571

0.1/1 1712, 1713

5/15 { 1741

1746

7500

- Run

- "Easy" to do, no order, run on at 1/4h

- Aim at 1713 (20v, thin film) - aim at 5k/week

> ok

- We run for MIT, consider in 4 MO.

Oct 29, 1962

- μ electronicsGraham
Ferguson
Schultz
Gimil
Helfer
Ray
MooreStatus of μ L:

We have more business than we can handle
 " can see more than we can build up to handle -
 at present yields.

Motorola is delivering the complex special products.
 TI is producing "hacked together" Master Slice units

JPF on yields

Isolation - 70% (loss by leak of, etc)

Control chip - 70% (loss by thickness giving warp)

Electrical Die sort - 20% electrical - $\frac{1}{2}$ metal - reject ^{and}
 $\frac{1}{2}$ electrical - β is a problem

Optical sort - 50% surface of metal.

Optical in line - 75%

A+B Class yield - 40% (Hydra - 50-60%)
 (S - 5-10%)

Point: - The technology is limiting for any chkt - Not the
 chkt per se.

Decision - Make some seeds chks.

Nov 4 (1 mil R/L) 1. Seeds, Ferguson, Schultz and Gimil will decide on one
 option for the delay

Nov 15 2. R & D will buy out and make make that through out

Dec 1 3. Ferguson + Blough will decide who will run.

4. Seeds will discontinue

5. Ferguson will look at this MAMU logic for new technology

INTERNAL CORRESPONDENCE

FAIRCHILD SEMICONDUCTOR CORPORATION

TO: MOORE, G.V.
GRINICH, V.
SHULTZ, R.

FROM: Mel Phelps

SUBJECT: μ E Product Planning Meeting

RECEIVED
OCT 23 1962
GORDON E. MOORE

DATE: October 23, 1962

CC: Bay, T.
Graham, R.

This meeting will be held in the small conference room at R & D at 9:00 A.M., Monday, October 29, 1962, for the purpose of reexamining the direction we are taking in Microelectronics. Meanwhile, here are some questions to be thinking about.

1. Should a new family using Micrologic I diffusion schedules and techniques be introduced?
2. If so, what logic form is best?
3. Do the Defense Products Division circuits (μ E-2X, μ E-3X, etc.) represent the kind of product we collectively feel should constitute our second family?
4. Should we offer one gate from each logic form (any Logic) with present technology?
5. Are we offering enough with the new technology to be competitive?
 - a) High enough voltages?
 - b) High enough speeds?
 - c) Adequate tolerances?
6. What preparation should be made for test equipment in Custom and Standard Integrated Circuits? Who is responsible?

These subjects and others should be aired for comment. I have my ideas and would normally proceed with Marketing plans, but I feel we should all have a chance at improving our product image when timing permits.

Also please invite those you feel necessary from your area to attend.

Regards,

Mel
Mel Phelps


MHP:mab

Oct 30, 1962 - Section Meeting

The 1/2 mil lacquer coat does not result in ~~any~~ measurable loss of resolution, even \pm 0.1 mil line and space.

The new camera is working! - In fact it is working well!

Cr masks are being used, but no facilities or space allotted.



SINGLE KMER COAT
 COATED @ 8 BFL "SPIN
 COATER USING 1:2
 KMER
 EXPOSURE 40 SEC.
 ETCHED 2.3N HCl
 + 0.5% FC-95 & ULTRA-
 SONICS

700X

Cr MASK

1023-2

56-800

Oct 30

The 1/2 mil
low of res

The new car
A mask

137


the membrane
l. space.

well.

you all the

C20717

POLAROID



MASK
TR-3

700X

10-19-2

ROBE - 10/30/62

Hill	Fols
Sang	More
Kobrin	Folent
McCull	Bloome

1. Ca masks: (Kobrin)

4200 -

after ~ 1000 wafers got poor edge definition - cleaning restored.
 Photo show made after 1700 wafers - 52/110 show visible defects.

1.2% start @ 6.8% after 1700 wafers - flaws that reproduce

This is ~ 5X the life of photographic masks.

4200 families in now all Ca.

2. Good practices

- HF removal just prior to diffusion - no bad affects
- Furnace recovery is ~ 7 min to 5% - see in Revidity.
- Thermocouples - getting some from S.R. - M.V. will take over central supply.

Wiley/Leate as 45 to emitter - run I 5%

Also for next time get ready to plan program on other defect demonstrations.

DATE 10-26-1962

FAIRCHILD
SEMICONDUCTOR
A DIVISION OF FAIRCHILD CAMERA
AND INSTRUMENT CORPORATION

() 1. A-1 CLASS

EQUIP. USED _____

REMARKS _____

TAKEN BY M. LAWRENCE

CUSTOMER _____


REQUESTED BY B. BARRINGER

ENGINEERING DATA

GROUP App. ENG.

LOT No.	DE.	OP.	GR.	TYPE No.	CL.	TE.	COND.	DATE	ELAPSED TIME	SP.	SP.

LOT No.	UNIT No.	0 HRS		15 min.	30 min	45 min	1 hr	2 HR	2 1/2 hr.	
		IGDS mA	mMA	mMA	mMA	mA	45 min mA	mA	100°C	
VGD=		T _A =25°C	T _A =100°C	100°C	100°C	100°C	100°C	100°C	100°C	
30V	01	32	3.4	MA 12	MA 62	160	300		340	400
	02	2400	6.0	MA 36	MA 38	62	160		280	320
	03	70	6.4	MA 9	MA 5	48	180		250	360
	04	40	5.2	MA 5	5 mA	6.6	1200 mA	MA	380	420 mA
	05	50	4.2	MA 5	7 mA	15	400 mA	MA	70	150 mA
	06	130	5.2	MA 72	MA 300	320	500		520	560
	07	100	5.8	32 mA	2	46	250		340	420
	08	225	5.4	6	600	3.6	52		98	150
	09	91	5.6	5	8	1.1	15		25	38
	10	1400	5.4	26	1200	1.1	21		46	840
20V	11	380	6.4	MA 22	MA 160	520	980	MA	1.4	1.3 MA
	12	140	4.2	600	MA 13	66	220		270	300
	13	42	4.0	80	MA 3	38	170		250	320
	14	82	3.4	5	6 mA	8	15 mA	MA	20	29 mA
	15	159	3.8	MA 280	MA 620	MA 1.3	1.7 MA	MA	1.7	1.8 MA
	16	28	4.4	4	4 mA	5	400 mA	MA	1200	260 mA
	17	61	4.2	MA 3	MA 120	520	1.2 MA	MA	1.4	1.5 MA
	18	60	2.2	4	780	16	64		86	110
	19	28	3.0	8	8 mA	700	6.2 mA	MA	6.2	6.8 mA
	20	86	3.1	22	MA 7.4	90	420		520	620
10V	21	13	2.2	2	2.4	2.4	2.4		2.4	2.3
	22	17	2.8	3	2.4	3.0	2.9		3.0	3.0
	23	35	2.6	3	2.6	2.6	2.6		2.7	2.6
	24	27	1.6	2	1.6	1.7	1.6		1.6	1.7
	25	19	2.1	2	2.2	2.5	2.5		2.5	2.5
	26	42	2.2	3	14.0	1.2	880		200	460
	27	32	1.1	2	1.4	1.2	1.4		1.4	1.5
	28	26	1.3	2	1.3	1.3	1.3		1.3	1.3
	29	15	1.5	2	1.7	1.8	1.9		1.9	1.9
	30	16	1.4	2	2.4	11.0	15.0		25.0	42.0
	31									
	32									
	33									
	34									
	35									
	36									
	37									
	38									
	39									
	40									
	41									
	42									
	43									
	44									
	45									
	46									
	47									
	48									
	49									
	50									



FT. _____ CLASS _____

FAIRCHILD
SEMICONDUCTOR CORPORATION

DATE _____ 19 _____

REMARKS _____

TAKEN BY _____

GROUP _____

ENGINEERING DATA

EQUIP. USED _____

REQUESTED BY _____

LOT No.	DE.	OP.	GR.	TYPE No.	CL.	TE.	COND.	DATE	ELAPSED TIME	SP	SP

LOT No.	UNIT No.	3 HR 100°C mA	3 1/2 HR 100°C mA	100°C 13 1/2 HR mA	3	4 25°C 13 1/2	5	6	7	8	9
← 30 V _{DC} →											
1		420	480	700							
2		420	500 MA	1.6							
3		510	620	890							
4		1.7	25	12							
5	MMA	400	1.0	1.50							
6		600	620	560							
7		560	640	810							
8		240	360 MA	1.1							
9		59	78	230							
10		150	230 MA	1.7							
← 20 V _{DC} →											
11	MA	1.4	MA 1.6	MA 1.7							
12		320	340	400							
13		440	560 MA	1.3							
14	MMA	57	MMA 1.10	23							
15	MA	1.9	MA 1.8	MA 1.8							
16	MMA	580	1.1	2.1							
17	MA	1.8	MA 1.8	MA 1.8							
18		130	160	270							
19	MMA	78	MMA 2.0	1.0							
20		720	800 MA	1.4							
← 10 V _{DC} →											
21		23	23	92							
22		30	30	34							
23		27	27	190							
24		17	16	1.6							
25		26	27	7.8							
26	1500		MA 4	MA 420							
27		17	19	74							
28		14	17	1.5							
29		20	21	64							
30		84.0	110	MA 180							




Photo of bare marsh after 1700 inches

1) Good Practices (Phase I)

- a) Put listed practices into a processing system.
- b) Apply to Process Development Facility for check out and determine quantitative improvement where possible.
- c) Recommend practices to production areas.

Reports:

- ✓1) KPR removal immediately prior to furnace operation (Process Development area)
- ✓2) Profiles with boat inserted (Process Development area)
- ✓3) Teflon joints in glass jungles
- 4) Continued profiling with recorders attached
- ✓5) Thermocouples (possible re-location of supplier)

✓ 2) Chrome Masks (Phase II)

- a) Results of 4200 runs.
- b) Transfer process to Mountain View.

3) Standard ^{Diffusion} ~~Masking~~ (Phase III)

- a) M-B on 4500 emitter (parameter dist. and life test)
- b) M-B on 4200 base (parameter dist. and lift test)
- c) M-B on Small Geometry (1243 & 1340 in Process Development)

Date on FET's - Nov 2, 1962

Samuel
Sh
Feynman
Guis



Data from sheet:

At 20v or greater, the channel dev. is a 100% prob.


[at the end $\sim 10^{16}$ is seed end P conc. The Al is 3×10^{16} $\sim 10^{17}$]

The channeled FET's will recover in 300°C age.
The PNP hetero made in out-diffused structures like FET's develop channels.

One SCFET was tried - ~~but no gate~~



One of these is voltage off on the back gate bias at off 10v (as high as possible) showed no change in β in 3 hrs @ 150°C.



But, Othoz in ~ 30 min @ 1250°C outdiffused the region one in 15 hrs @ 1250

	P+ top	Al on oxide top	Gate overlap	15 hr out	30 min out	Dep. in	Stabil. in	Self. top gate
U-1	✓					✓		
SCFET		✓			✓		✓	✓
Q-0	✓		✓	✓		✓		
XFE 506	✓			✓		✓		
FET-3	✓				✓			✓
Q-1	✓				✓		✓	
Q-2				✓		✓		
Q-3		✓		✓		✓		
Q-4							✓	
Q-5	✓				✓	✓		

all data by next Friday to look at

Q-6 : A U-1 with stripped oxide after outdiffusion followed by regrown oxide.

Nov 5, 1962 - Mag. Film Memory

Hale
Saly
Schmidt
Parker

Serial

141

What do we need to be able to do?

Problems:

A. "Almost" solved

1. High speed pulse using AOD devices
2. Film that switch.
3. Need covering force of $\sim 8 \text{ O}_2$ for small spots
(Needs impurities)
4. ~~Need~~ ability to deposit individually the various things to make a plane.
 - a) $\text{SiO}_2 + \text{SiO}_x$
 - b) Ni-Fe
 - c) Cu
 - d) Ag
5. Primitive masks only to date
6. Sense amplifier using tunnel diodes

B. Nebulon

1. "Small" films spots with usable characteristics (10x20 mil)
2. Multilayer deposition
3. Connections to outside world (size + material problem)
4. Masks for large planes.

Problems:

1. Competent people to make evap.
2. Jiggery, (which relates to 1).


With two pump-down we can go to a 5-layer structure that can be checked by HSME.

There are many people + cleanliness problems.

Nov 5, 1962 More FET data.

Ragel
Leibler
SchGünzel
Koyama
Lamond

The device structure (U-2 mask)



8 units stored @ 10V @ 200°C over weekend - no change
 These units look ~ 1 nA ISCO, ~ 30V BV, etc.
 No noise structure meas. yet.

Decision: it looks good enough - Start ~ 100 papers there.

Give priority to this epitaxial

Get units by two weeks

Don't interfere c present program.

RECAP WEEKLY STATUS REPORT

Week Ending 11-2-62
Prepared By R. LOUIS
Approved By _____

FD ...100...

QUALITY ASSURANCE ENGINEERING

- A = Acceptable
- NA = Not Acceptable
- ☑ = Complete
- ☒ = Complete, No Failures

Week	Type Package	Subgroup II	Subgroup III	Subgroup IV	Subgroup V	Subgroup VI (HTS) 200° C	Subgroup VI - 65°C	Subgroup VII	Status	RECAP	Acc. Tab Run	1401 Print Out
229	G	☒	☒	☒	☒	☒	☒	☒		A		
230	G	☒	☒	☒	☒	☒	☒	☒		A		
231	G	☒	☒	☒	☒	1 IR cat	☒	☒		A		
232	G	☒	☒	☒	40 units 1 IR cat	☒	☒	☒		A		
233	G	Thermal Shock No Fail	☒	☒	☒	☒	☒	☒	Inc.	A		
234	G	☒	☒	☒	Pretest	☒	☒	☒	Inc.	A		
235	G	☒	☒	☒	☒	☒	750 hrs. No Fail	☒	Inc.	A		
236	G	☒	Centrifuge No Fail	Pretest	☒	750 hrs. No Fail	750 hrs. No Fail	750 hrs. 1 VF cat	Inc.	A		
237	G	☒	☒	☒	☒	500 hrs. No Fail	750 hrs. No Fail	750 hrs. No Fail	Inc.	A		
238	G	Thermal Shock No Fail	Shock No Fail	☒	☒	250 hrs. No Fail	Pretest	250 hrs. No Fail	Inc.	A		
239	G	☒	Centrifuge No Fail	☒	Pretest	250 hrs. No Fail	250 hrs. No Fail	250 hrs. No Fail	Inc.	A		
240	G	Shock No Fail	Pretest	Pretest	Pretest	500 hrs. No Fail	250 hrs. No Fail	250 hrs. No Fail	Inc.	A		

FAIRCHILD SEMICONDUCTOR
DIODE PLANT

RECAP WEEKLY STATUS REPORT

Week Ending 11-1-62
Prepared By R. Lams
Approved By _____

FD 200.....

QUALITY ASSURANCE ENGINEERING

A = Acceptable

NA = Not Acceptable

☑ = Complete

☒ = Complete, No Failures

Week	Type Package	Subgroup II	Subgroup III	Subgroup IV	Subgroup V	Subgroup VI (HTS) 200° C	Subgroup VI 150°C	Subgroup VII	Status	RECAP	Acc. Tab Run	1401 Print Out
226	S	☒	☒	1 Fail	2 IR cat	9 VF cat	☒	4 IR cat 1 VF cat	☒	NA		
227	S	☒	☒	☒	☒	2 IR cat 9 VF cat	1 IR cat	6 IR cat 2 VF cat	☒	NA		
228	S	☒	☒	☒	☒	☒	1 VF cat	2 VF cat 10 IR cat	☒	NA		
229	S	1 IR cat	2 IR cat	☒	☒	1 IR cat 8 VF cat	☒	☒	☒	NA		
230	S	☒	☒	☒	1 IR cat	1 IR cat 5 VF cat	☒	7 IR cat 1 VF cat	☒	NA		
231	S	☒	☒	☒	☒	750 hrs. 1 VF cat	☒	750 hrs. 3 IR cat	Inc.	NA		
232	S	☒	☒	☒	☒	1 IR cat 2 VF cat	☒	☒	☒	NA		
233	S	1 IR cat	☒	☒	☒	750 hrs. 2 VF cat	750 hrs. 1 IR cat	750 hrs. No Fail	Inc.	NA		
234	S	1 IR cat	☒	☒	2 IR cat	750 hrs. No Fail	750 hrs. No Fail	750 hrs. 2 IR cat	Inc.	NA		
235	S	☒	☒	☒	☒	500 hrs. No Fail	750 hrs. No Fail	750 hrs. 2 IR cat	Inc.	NA		
236	S	☒	Centrifuge No Fail	☒	1 IR cat	750 hrs. No Fail	750 hrs. No Fail	750 hrs. 1 IR cat	Inc.	NA		
237	S	☒	Centrifuge No Fail	☒	☒	500 hrs. 1 VF cat 1 IR cat	500 hrs. No Fail	500 hrs. No Fail	Inc.	NA		

FAIRCHILD SEMICONDUCTOR
DIODE PLANT

RECAP WEEKLY STATUS REPORT

Week Ending 11-2-62
Prepared By R. Lous
Approved By _____

FD .300....

QUALITY ASSURANCE ENGINEERING

A = Acceptable

NA = Not Acceptable

☑ = Complete

☒ = Complete, No Failures

Week	Type Package	Subgroup II	Subgroup III	Subgroup IV	Subgroup V	Subgroup VI (MTS) 200° C	Subgroup VI 150°C	Subgroup VII	Status	RECAP	Acc. Tab Run	1401 Pmt Out
229	S	☒	☒	☒	☒	2 VF cat	☒	☒		NA		
230	S	2 IR cat	2 IR cat	☒	☒	1 VF cat	☒	1 VF cat		NA		
231	S	☒	☒	☒	1 Fail	1 VF cat	☒	750 hrs. 1 IR cat	Inc.	NA		
232	S	1 VF cat	☒	☒	1 VF cat	3 IR cat 8 VF cat	1 IR cat	1 BV cat		NA		
233	S	☒	☒	☒	☒	1 IR cat 5 VF cat	☒	2 IR cat		NA		
234	S	1 IR cat	☒	☒	☒	750 hrs. 2 IR cat	3 IR cat	750 hrs. No Fail	Inc.	NA		
235	S	☒	☒	☒	☒	750 hrs. 1 IR cat	500 hrs. 1 IR cat	750 hrs. 1 IR cat	Inc.	A		
238	S	1 IR cat	Shook No Fail	Pretest	☒	250 hrs. 1 IR cat	250 hrs. No Fail	250 hrs. No Fail	Inc.	NA		
239	S	STARTED										

FAIRCHILD SEMICONDUCTOR
DIODE PLANT

RECAP WEEKLY STATUS REPORT

Week Ending 11-2-62
Prepared By R. Lous
Approved By _____

FD 600

QUALITY ASSURANCE ENGINEERING

- A = Acceptable
- NA = Not Acceptable
- ☑ = Complete
- ☒ = Complete, No Failures

Week	Type Package	Subgroup II	Subgroup III	Subgroup IV	Subgroup V	Subgroup VI (HTS) 200° C	Subgroup VI	Subgroup VII	Status	RECAP	Acc. Tab Run	1401 Print Out
226	S	☒	☒	1 IR cat.	☒	1 IR cat 4 VF cat	1 VF cat.	1 VF cat 1 IR cat.	☒	NA		
227-231		NO	PRODUCTION									
232	S	2 IR cat.	Centrifuge No Fail	1 Fail	2 IR cat.	750 hrs. 1 IR cat 4 VF cat	1 IR cat.	750 hrs. 5 IR cat 1 BV cat	Inc.	NA		
233	S	1 IR cat.	☒	☒	☒	750 hrs. 1 IR cat	☒	2 IR cat.	Inc.	NA		
234	S	Thermal Shock No Fail	☒	☒	☒	☒	750 hrs. 1 IR cat	750 hrs. 3 IR cat	Inc.	NA		
235	S	2 IR cat.	1 IR cat.	☒	☒	4 IR cat.	☒	750 hrs. 5 IR cat	Inc.	NA		
236	S	☒	☒	☒	☒	750 hrs. 3 VF cat	750 hrs. 2 VF cat	750 hrs. 2 IR cat	Inc.	NA		
237	S	1 VF cat.	1 IR cat.	☒	Pretest	750 hrs. 1 VF cat	750 hrs. 1 VF cat	750 hrs. 3 IR cat	Inc.	NA		
238	S	1 IR cat.	Centrifuge 2 IR cat	☒	Pretest	250 hrs. 2 IR cat	250 hrs. No Fail	250 hrs. No fail	Inc.	NA		
239	S	Thermal Shock No Fail	Centrifuge No Fail	☒	Pretest	250 hrs. No Fail	500 hrs. No Fail	500 hrs. 1 IR cat	Inc.	A		
240	S	STARTED										
241	S	Pretest	No Fail	Pretest	Pretest	Pretest	Pretest	Pretest		A		

Diode - High Voltage - San Rafael FD 11/6/62 ^{Richard Feynman} ^{Mar} ^{Punter} 143

Latest month:
 150v, 1 ma (125v) 200v - 1990
 150, 5 (125v), 200 - 40% additional (most)
 100, 5 (75v), 200 Φ 770 more
 100, 1 (75v), 200 770 "

As of last May, this was 54% to 150, 1, 200.


200°C storage life data
 80 diodes/week, 1000 hr

Vf catastrophes (100 more or more changes)	Week	In catastrophes	Op life: 80/wk	
			Vf	In
2	1st week	0		
1	2nd wk	0	1	
1	3rd wk	0		1
8	4th	3		1
5	5th	1		2
0	6th	2		

Op, the FD-2's show the same Vf problems.

There is indication that solder down is bad on FD-3 -
 It bad on all products.

Materials on solder down



The FD-2's are same as FD-1's up to B diffuser


	Types	
	BV	I _f
2	225	200
3	175	200

Data on a three-wafer split assembly run showed that the FD-3 problem was primarily associated with degradation during assembly.


Ag buttons gave 62% to 200v, 1ma, 200ma
 P.B. " 0% to " " "
 T.C. " few to " " "

Random on Prod.

- Two H_2 systems:
1. Liquid feed -
 2. ~~Gas feed~~



Conceded detail



H_2 from de-ox and molecular sieve. - Get ~ 10ppm
 $SiHCl_3$ is ~~not~~ used not distilled.

Schroeder is a strong Si-Cl man

- Hank will set up a still & operating procedure at Sterling Rd.
- They should try to get a max inventory time.

It is probably cheaper to use quartz ~~for~~ flasher than to see if they are necessary.
 The pedestal is etched approx every 5 runs. Eventually it cracks.
 This may be ~ 20 runs.

- The mandrel situation is confused. Hank and _____ will see that the situation is clarified by next time.

Bridge Trap: Oil, - run - Purge in like ours - 3 pump down to ~ 1/2" pressure, then flush 10 min.

Heat cycle to run:

6 min preheat - at run temp (+5°) 1250 optical
(often necessary to cool off and reheat)

They do not vapor etch now. It was hard to do because of complex valving. They did only the case where SiHCl₃ was added at the same time.

They had relatively little pyramidal problems on the vapor etched stuff.

- Next time - lets look at vapor etch in more detail. Hank will get data from us. They run much hotter than we do.

Substrate preparation:

Mtn View was 2 step of CP-6 in HAc. Gupta claims no pits. We use CP-8.

- Hank will look at same Gupta. If they don't agree, bring sample.

Hank says that As diffusion is ~5x ^{bulk} ~~at the surface~~ in the film.

He still thinks that vapor phase Xfer of As is more than Sb.



They mix stuff by cut and try. No specs.

The gas phase is a bubbling (gas) through a 0°C silane. Otherwise it is the same. This is only a fraction of the H₂

They claim reproducibility to within 1/2 μ out of ~10 by this.

Differencing system: We use 2 μm, they shifted over for last two weeks, they used to use 1.4 μm.

Hank's busselle feed:



Bank is going to try H₂ pump.

We have used burner for ~ 7 mo.

If they aim at 1341 material, they can get ~ 20% yield.

~~Get 20% yield
with 1341 material~~

1341 - 60-80 volts, 6-10 μ . We need 150 substrates.

We will evaluate 5 wafers / run.

" " give them 5 " / run.

We will get substrates, #75 by Fri. - 1500 μ , ~~unlapped~~.

Eval. wafers to Sterling by end of next.

Eval complete by two weeks from today.

Data for meeting, including evaluation of their 1341 run made in the meantime.

Evaluation:

1. They - make mesa diodes, 10 in "S" pattern, average these.
Diffusion - base type a la Podero

2. Thickness: 90% uses IR.
Depth says above 10 μ the IR goes to pot

3. Rect. check - 4-pnt probe, pass 1 ma, of the voltage ~~at~~
across the center, ^{10 μ} per high reject or rectification,
these stain, give diodes, etc.

Now every shift the mandrel set etched and this problem is virtually disappeared.

4. A subjective, visual inspection for anything that looks funny,

Ques:

Diode: Emiler pred. - 10 random diodes over 1/2 of the wafer,
We report the average 77 diodes that show anomalies.


Thickness: IR when possible. - We have no good data to say for a mo.

- Look at the IR, try to explain the anomalous results. ^{Wright & Gaylor}

Meeting on snap off diode. 11/7/62

Ferguson
Salt
Friedrich
More

FD-6



~12-cm (110v epitaxial) ^{ed} 9-15 μ
Au @ ~1040C, ^{15 min} (relatively low)

Selected for high conductance, high voltage; no good correlation.

Salt will hire a tech. He will be assigned to Croser in JPF's section where he will make device to try. JPF will supply schedule. He will also get ADAM.

METAL BASE TRANSISTOR PROGRAM

148

Metal-Base Transistor - 1977


C. Bittmann
Arboretum

	DESIGN THEORY	TECHNOLOGY	EVALUATION	CONTACTS
EMITTER	1. ADEQUATE FOR SCHOTTKY EMITTER	1. EVAP. AU ON CLEAVED Si. 2. EVAP. AU ON CLEAVED, OXIDIZED Si. 3. EVAP. AU ON PHOTO RESISTED ETCHED Si. 4. GE INSTEAD OF Si. 5. DISPLACEMENT PLATE ON Si. 6. EVAP. CdS. (REVERSE STRUCTURE)	1. I AND C vs V 2. PHOTO RESPONSE 3. DEVICES	1. EASY ON EPITAXIAL Si (TRANSISTOR TECH.)
BASE	1. ADEQUATE - REQUIRE VERY THIN FILM. PREFER GOLD	(SEE ABOVE)	1. ELECTRICAL RESISTIVITY 2. ELLIPSOmetry 3. INFRARED TRANSMISSION AND REFLECTION ON GLASS SLIDES	1. MAJOR PROBLEM a. METAL OVER OXIDE b. SAXENA EFFECT - bump in V/I characteristic
COLLECTOR	1. REQUIRE DESIGN THEORY AS TO REFLECTION AT COLLECTOR a. EFFECT OF BARRIER HEIGHT	1. EVAP. CdS. 2. REVERSE STRUCTURE (Au-Si). 3. EVAP. GE.	1. I AND C vs V 2. DEVICES	1. FOR CdS COLLECTOR - USE INDIUM (PHOTOCELL TECH.) 2. FOR REVERSE STRUCTURE USE TRANSISTOR TECH.

11-8-62 C. Bittmann
Arboretum

pro
tho.

Sarkis
Bittman
Sol



Mott - Good Notes - 1977


MECHANISM	SPACE CHARGE LIMITED	TUNNEL EMISSION	SHOTTKY EMISSION (THERMIONIC)	SURFACE BARRIER (DIODE THEORY)	P-N JUNCTION
V, I LAW	$J = J_0 V^{3/2}$	$J = J_0 \left(\frac{E}{E_0}\right)^2 e^{-\frac{E_0}{E}}$	$J = J_0 e^{\beta V^{1/2}}$	$J = J_0 e^{\beta V}$	$J = J_0 e^{\beta V}$
WHERE	$J_0 = \frac{\left(\frac{2}{3}\right)\left(\frac{5}{3}\right)^{3/2} \epsilon \epsilon_0 \rho E_0^{1/2}}{W^{3/2}}$	$J_0 = \frac{q^2 \phi^2 m^*}{18 \pi \hbar^3}$ $E_0 = \frac{4 \phi^{3/2} (2m^*)^{1/2}}{3 \hbar q}$	$J_0 = AT^2 e^{-\frac{\phi}{kT}}$ $\beta = \frac{q^3}{\epsilon \epsilon_0 W}$	$J_0 = AT^2 e^{-\frac{q}{kT}}$ $\beta = \frac{q}{kT}$	$J_0 = q \left(\frac{D_n n_p + D_p p_n}{L_n + L_p} \right)$ $\beta = \frac{q}{kT}$
$\frac{dJ}{dV}$	$\frac{3 J_0 V^{1/2}}{2}$	$\frac{J}{E} \left(2 - \frac{E_0}{E}\right) \approx -\frac{J E_0}{E^2}$	$\frac{\beta J}{V^{1/2}}$	βJ	βJ
$r = \frac{dV}{dI}$	$\frac{2}{3 a J_0 V^{1/2}}$	$\frac{V^2}{a J E_0 W^2}$	$\frac{V^{1/2}}{a \beta J}$	$\frac{1}{a \beta J}$	$\frac{1}{a \beta J}$
C =	$\frac{\epsilon \epsilon_0 a}{W}$				\rightarrow
$\tau = rC$	$\frac{2 \epsilon \epsilon_0}{3 W J_0 V^{1/2}}$	$\frac{\epsilon \epsilon_0 V^2}{J E_0 W^2}$	$\frac{\epsilon \epsilon_0 V^{1/2}}{W \beta J}$	$\frac{\epsilon \epsilon_0}{W \beta J}$	$\frac{\epsilon \epsilon_0}{W \beta J}$
ALTERNATE FORM, $\tau =$	$\frac{2 \epsilon \epsilon_0}{3 W J_0^{2/3} J^{1/3}}$	$\frac{2 \epsilon \epsilon_0 E_0 C^{E_0 W}}{J_0}$			

Handwritten signature

Handwritten notes at bottom right

Wald - Road Notes - 177

Franklin
H. H. H. H.
S. S.



The S1 will act as the emitter.


We have made Benson -

We will do photo response of Benson

By the time CTS come back we will have samples and hopefully the plot response.


Charlie is designing a tank with a beam of light base and a photoemitter.

Art Lewis's data



P-12-cm

Thermal oxide here, anodically re-oxidized
 The original thermal oxide was tapered
 by a HF dip.



The channel that had been under the
 thermal oxide

Preparation for ROBE meeting.

My summary of pipe problems:

Definition: A "pipe" is a defect in the structure where anomalous concentrations of impurities occur (either high, low or foreign) that result in such electrical problems as low breakdown or shorts at subsequent tests.

Found at: Sources: (4200 type device)

See 70 DS.

- ✓ (v) (v) 1. Bad region in the original material
- ✓ (v) (v) 2. Contamination during etching and cleaning
- ✓ (v) (v) 3. Oxidation may concentrate impurities of oxid-up spots
- (v) ✓ 3a. The water-bolles effect.
- ? 4. There may be holes in the oxide
- ✓ 5. Spots of oxide left in clean field during 1st mask
- (v) ✓ 6. Incomplete cleaning during and especially after 1st mask to remove all residues
- ✓ 7. Pitting during bare pedep.
- ✓ 8. Pinholes in oxide near collector junction prior to emitter pedep.
 - a) KPR-film
 - b) Dust particles
 - c) Mask defects
- ✓ 9. Short pinholes to short base to collector or base to emitter.
- ✓ 10. Emitter pedep oxide penetration.

III.

NOV 13 1962

FAIRCHILD SEMICONDUCTOR DIVISION

Inter-Office Correspondence

To: D. E. Yost

cc: P. Hill
M. Oudewaal
P. Perry

November 13, 1962

From: R. Fouquet

Subject: Chromium Masks

We have run several tests of chromium masks on the 4200 line. The last set of 45 mil spaced masks was used approximately 2500 times before being discarded. Apparently, with frequent cleanings in production (with camels hair brush) and with chemical cleaning daily, perhaps 3000 is not unrealistic as a life time of the chromium mask.

While the life time appears satisfactory, pattern definition is a problem. With the chromium masks we see fringeing or scalloping, while emulsion masks run at the same time show clean, sharp patterns. This scalloping has been observed on the chromium masks themselves to some degree, but this fault reproduces on the wafers to an even greater extent, possibly due to halation associated with bright metal as compared to emulsion.

More extreme halation causes the KPR to mask more area than intended. This means bases, emitters, and oxide cut-out for metal are smaller than normal while the metal area itself is larger than normal.

The pictures accompanying this report illustrate these defects. The wafers shown were selected as being representative of those in process at the time. (We are not comparing the worst of chromium masks with the best of emulsion masks.)

Picture 1A is a fourth mask using an emulsion mask. It shows the usual clear patterns characteristic of the emulsion masks.

Picture 1B is a fourth mask using a chromium mask. In it can be seen the irregular patterns in first, second and fourth masks. What appears to be incomplete metal removal actually resulted from the KPR film over the metal being larger than normal due to the halation effect.

Picture 2A shows a third mask made with an emulsion mask.

Picture 2B is a third mask made with a chromium mask and again shows in close-up irregular pattern definition and scalloping.

Pictures 4 and 5 are of wafers made with chromium masks. They illustrate the results of halation in that the oxide cut-out at third mask is narrowed and the metal area at fourth mask is widened. In Picture 5, the KPR pattern has partly lifted leaving the 3rd mask cut-out exposed. In it one can see how much wider the metal base ring is than the oxide cut-out.


To: D. E. Yost

Chromium Masks

-2-

November 13, 1962

I have no information to indicate what effect, if any, the indistinct patterns have on die sort yield or on parameter distributions of the finished product. We will gather this information as these units get down to classification. Recent experience in process does indicate, however, that the chromium-masked wafers are more susceptible to lifting than the emulsion-masked wafers. This probably results from the fact that the pattern borders exposed by halation are not fully exposed and provide a place for lifting to start. I recommend that further work be done towards improving pattern definition before chromium masks are put in across the board.



R. Fouquet, Head
NPN Planar Section

Att.
RF/sm

FOR ROBE

FAIRCHILD SEMICONDUCTOR
Inter-Office Correspondence

RECEIVED
NOV 21 1962
GORDON E. MOORE

To: G. Moore
D. Yost

Mountain View Technical File
R&D Technical File

November 16, 1962

From: Paul Hill

Subject: Standardization Meeting Notes: November 13, 1962

- 1) Chrome masks:
 - a) Process for making chrome masks in a transfer to Mountain View (except glass preparation) with estimated November 30, as R&D mask making cut-off date.
 - b) Results of 4200 chrome masks and major degradation factors:
 1. Accumulation of KPR giving poor contact
 2. Suggestion that contact would be more difficult due to very thin chrome image with respect to relatively thick emulsion image, 7 microns vs. 0.1 micron.
 - c) Special plating on L-frames to permit chrome mask periodic clean up:
 1. Warm chromic acid is used to clean accumulations of KPR on masks about every 400 - 600 wafers.
 2. Mounted chrome masks can not be cleaned easily because L-frame will not tolerate chromic acid dip.
 3. Special plating on frame is being considered.
- 2) Implementation of "good practices":
 - a) Process Development has incorporated a series of "good practices" in diffusion, masking, and wafer preparation.
 - b) No runs have yet completed processing to die sort. Runs are 4200 and 1340 types.
- 3) Pipe Reduction (NPN types as test bed)


Definition of pipe (G. Moore): local bulk or surface contamination at or very near a junction which generates a defective cb diode. Softs are not included in electrical criteria of pipe.

Considered pipe generating areas (G. Moore):

1. Bad regions in original material
2. Contamination during etching to cleaning
3. Contamination (or concentration of them) during oxidation which are deposited by steam, gases, water boilers, etc.
4. Holes in oxide

5. Spots of oxide left in field after first mask:
 - a. Pin holes in mask
 - b. Incomplete KPR removal in cutout before etch.
- 6) Incomplete cleaning after first mask
- 7) Pitting during base diffusion and predeposition
- 8) Pinholes in oxide near collector functions prior to emitter predeposition:
 - a) KPR film pin holes
 - b) Dust particles (reproduced during exposure and development)
 - c) Mask defects
- 9) Emitter predeposition oxide penetration (as functions of oxide thickness, pinholes, P_2O_5 condensate, etc.)
- 10) Nickel and emitter diffusion
 - a) Nickel diffusion process
 - b) Nickel plating solutions
 - c) Evaporation vs. plating

Note: R&D will assume basic or fundamental work on all items above, and in particular items 1, 2, and 3.



Paul Hill

PH:ch

ROBE Meeting

11/13/62

Hill
Apt
Surg

Bloom
Ferguson
McCall

151

Chrome masks:

Being set up in Mtn View

Criteria used for inspection is same as emulsion masks

Good practice to date data into one system in process development
or production testing

Chrome masks give poor patterns after ~500 wafers. This is probably a dirt problem.


Next step is to verify that it is the TPR and not burning.
Clean up of masks is expected to help.

The program on p. 150 was laid out by me and discussed.
We will do our part.

2.1K $\approx 800 \Omega$ for R


100 ns propagation delay
 -40 to $+115^\circ\text{C}$ operation
 $150^\circ\text{C}/\text{watt}$ (∞ heat sink) 170Ω mil for R

1. Low Gain Nand




12 leads

2. High Gain Nand




6 leads

3. Flip Flop



$\frac{1.2K \times 2}{12} = 1020 \Omega$ for R
 $\frac{102K}{50} = 2000 \mu\text{g mil}$ for film resistor



4. READ FLIP FLOP



Power Supply tolerances $\pm 5\%$

Resistor Values $\pm 25\%$ unless otherwise indicated

5. Low Level Switch




Diodes only
 $R \leq 1-2 \text{ m}\Omega$
 $R \leq 10 \Omega$
Collect

52 Total!

52 Total

2/Feb


4-7
INPUTS



① THROUGH ④ - TEST POINTS
 G₁ AND G₂ - ISOLATED GROUNDS
 C₁ AND C₂ - OUTPUTS

6, SCHEMATIC - LEVEL DETECTOR & STROBE GATE

+12
 -12
 -6
 -3
 G₁
 G₂
 in
 out C₁
 out C₂
 strobe




$V.G = 20$
 $B.W. = 300K$

in
 out
 +18
 +9
 -9
 End
 STP

7

FIGURE 1
 SCHEMATIC - READ PRE-AMPLIFIER





All PNP Transistors 2N1132

This only


8- Figure 1 Diagram of 70 milliamperere Current Source

COLD STORAGE CHANNEL DIAGRAM





Write Amplifier



Campbell
Leistner

102722998

