The HP-35 Design
A Case Study in Innovation

David S. Cochran
Draft November 2010
Revised: D. Spicer, 5/31/2011

The HP-35 was the epitome of a revolutionary mousetrap. Hand-held four function calculators were already on the market. Few could imagine a machine with scientific calculation capability that would fit in your shirt pocket, but many could readily see the use and the need started growing in their minds. Developed by Hewlett-Packard Company in Palo Alto, California at 1501 Page Mill Road and introduced in 1972, the HP-35 was the first full-function, shirt-pocket-sized, scientific calculator. This invention revolutionized the profession by allowing the engineer to make almost instantaneous, extremely accurate scientific calculations, at home, office or in the field. The HP-35 was the innovative culmination of mechanical design, state-of-the-art technology, algorithm development and application; all unique at that time.

The HP-35 Scientific Calculator (1972)

Many of us think of ourselves as inventors, but what we should be focusing on is “innovation”; making something that others want, and will buy. Research should support
development of the end product. If something new and novel results, then perhaps an
invention evolves that could be patented. Many engineers begin a design from the inside,
i.e., the hardware, or engine, and then put a body around it. However analyzing the more
successful products introduced over the last few decades show they were developed from
the outside; the look, touch and feel preceeded the detailed engineering design.

During the development of the desktop HP-9100 calculator, the HP-35’s older
brother, I was responsible for developing the algorithms to fit the architecture suggested
by outside inventor Tom Osborne. Tom had brought a four function floating-point design
to HP that became the basic architecture for the 9100. The suggested methodology for the
algorithms came from “Athena” calculator developer Malcolm McMillan, who also
brought a fixed-point but transcendental function calculator to HP; I did considerable
amount of reading to understand the core calculations many dating back more than 1,000
years. Although Wang Laboratories had used similar methods of calculation, my study
found prior art dating back to 1624 that read on the claims of Wang’s patents; therefore
nullifying them.

Frontispiece from *Arithmetica Logarithmica* by Henry Briggs (1624)

This research enabled the adoption of the transcendental functions (exponents,
logarithms and trigonometric functions) through the use of the algorithms to match the
needs of the customer within the constraints of the hardware. This proved invaluable during the development of the HP-35, even to the point of tuning the 12-digit constants used to generate the functions to minimize bias in the error to less than 1 count in the 11th decimal place.

The choice of algorithms for the HP-35 received considerable thought. Power series, polynomial expansions, continued fractions, and Chebyshev polynomials were all considered for the transcendental functions. All were too slow because of the number of multiplications and divisions required to maintain full ten-digit accuracy over the proposed two-hundred decade range. The generalized algorithm that best suited the requirements of speed and programming efficiency for the HP-35 was an iterative pseudo-division and pseudo-multiplication method described in 1624 by Henry Briggs in 'Arithmetica Logarithmica' and later by Volder and Meggitt. This is the same type of algorithm that was used in previous HP desktop calculators.

Additionally the investigation during the development of the HP-9100 desktop calculator suggested the use of “reverse Polish” logic as a cornerstone in the design of the HP-35, affecting every aspect from the number of keys to the architecture of the internal logic. Reverse Polish notation required entering the operator after the operands, therefore eliminating parentheses; this allowed for fewer key-strokes as well as simpler hardware.

The calculator project started out as just that, a scientific calculator that would fit in Mr. Hewlett’s shirt pocket. After the development of the HP-9100 desktop scientific calculator in the mid 1960s, Bill Hewlett became obsessed with the idea that HP should develop the same capability to fit in his shirt pocket. Every few months he would walk into the lab in HP building 1U and ask how we were progressing on his pet development; he often approached me as I was investigating architectures amenable to the scientific algorithms I had used in the HP-9100.

Although semiconductor density was increasing yearly, bipolar technology was never going to be suitable—it was too large and power hungry. Metal Oxide Semiconductor (MOS) promised high density and low power, but was still in its infancy. This, however, didn’t stop Hewlett from getting the Industrial Design group of HP Labs to mock up some ideas of shape, key layout, etc. that fit in his shirt pocket. The Solid-State Laboratory was also working on LED displays with low-power bipolar driver circuits.

I had obtained numerous samples of various semiconductor architectures that performed simple four-function calculations from U.S. and Japanese vendors. Most were bipolar but some MOS circuits with hundreds of transistors per chip were starting to be designed. This changed abruptly in late 1970 when Fairchild Semiconductor showed HP program manager Tom Whitney and I a pMOS architecture that looked promising as a candidate for scientific algorithms; a binary coded decimal (BCD) adder and up to 20 digit long multiple words in circulating shift registers (a ‘race track’ arrangement) that was very efficient of both chip size and power. Fairchild didn’t have a patent on the architecture as they had reportedly gotten it from Sweda, an electronic cash-register
company. They were intending to offer this chipset as the platform for fixed-point four-function calculators.

I spent about two weeks scoping out a modified architecture based on what I had seen at Fairchild and determined I would need only three 13-digit (56-bit) registers and a microcode word length of 11 bits; this was later shortened to 10 bits by using only an inferred conditional branch. A ten percent reduction in circuitry was very significant. Thirteen digits would be sufficient for ten digit accuracy with an overflow or carry digit and two guard digits. The word could be displayed as either a mantissa with two exponent digits or as a variable-length fixed point result. The product would have an arithmetic and register chip, control and timing circuit and several Read Only Memory (ROM) chips. How often does someone have a chance to design a microinstruction set?

Fairchild decided it didn’t want to do a custom design for HP so together with the group manager, Tom Whitney and the lab director Paul Stoft, I went to Bill Hewlett thinking he’d be overjoyed that we had a combination of technology and architecture that would fit in his pocket. We told him that we would have to contract out development of several new technology pMOS circuits. The selling price with all those custom circuits would have to be certainly more than the $100 current models of four-function calculators were selling for. Hewlett wasn’t sure that the million dollar development would have a positive pay-back, so we used the existing R&D budget to fund the project while Hewlett contacted the think-tank SRI to do an independent market feasibility study. SRI came back many months later after studying the market through focus groups, etc.; what HP had in mind “couldn’t be priced”.

The initial goals set for the design of the HP-35:
• Shirt-pocket-sized scientific calculator.
• Capability of calculating transcendental functions (that is, trigonometric, logarithmic, exponential) and even (simple) square root.
• Perform these operations over a full two-hundred-decade range, allowing numbers from $10^{-99}$ to $9,999,999,999 \times 10^{99}$ to be represented in scientific notation or fixed point when applicable.
• The display was to consist of 15 seven-segment-plus decimal-point light-emitting-diode (LED) numerals with appropriate decimal point position and be visible in sunlight.
• The calculator would have five registers for storing constants and results, four of these registers were arranged to form an operational stack, a feature found only in some computers at the time.
• Four-hour operation from rechargeable batteries.
• A price that scientists and engineers could afford.

What did the HP-35 need to look like? It had to be pocket-sized, that meant light weight and easy-carry and hold. What keys or buttons would be necessary, how would they all fit within the size limitation? Would users accept prefix and suffix keys? How would the keys be placed for ready access; could accidentally hitting adjacent keys be
avoided? Battery life had to be at least several hours before recharging. The display had to be readable at arms length, even in bright sunlight.

The industrial design of the HP-35 was unusual not only for Hewlett Packard, but for the electronics industry in general. Usually the mechanical and electrical components of a product are determined before the exterior is designed; the HP-35 took the opposite approach.

Since the calculator was to fit in a shirt pocket, size was the overriding constraint on the design. Several other parameters were initially established; the calculator would need three batteries necessary to achieve the desired battery life with high DC-to-DC converter efficiency at the estimated semiconductor voltage and power requirements. Based on previous HP desktop calculator designs, the HP-35 would have 35 keys (isn’t it apparent that the pocket calculator was named after the design was finished?) and a fifteen digit LED scientific format display with decimal point and signs for both mantissa and exponent.

The industrial design began with an investigation of keyboard, packaging, and overall shape concepts. Several basic form factors were studied using sketches and simple three-dimensional models which allowed a good evaluation of the shapes and sizes being considered. From a human-engineering standpoint, the keyboard was the most critical area of the design. The problem was to place thirty-five keys in an area approximately 2-1/2 inches by 4-1/2 inches and retain the ability to operate the keys without striking more than one at a time. It became apparent that the industry standard of 3/4-inch center-to-center key spacing could not be maintained.

A successful compromise was to use 11/16-inch center-to-center spacing for the numeric keys, and 1/2-inch spacing for all others. This was made possible by reducing the size of each key, thereby increasing the space between the keys. The keys are divided into groups according to functions. The groups are separated by size, contrast, color, and placement of nomenclature. The numeric keys, which are most frequently used, are larger and have the strongest contrast. They have their nomenclature directly on the keys. The next group of keys according to frequency of use is identified by their blue color. The ENTER key and arithmetic keys are separated within this group by placement of nomenclature on the keys. The less frequently used keys have the least value contrast, and the nomenclature is placed on the panel just above the key.

Requirements for the HP-35’s keyboard were particularly difficult. The keyboard had to be reliable, inexpensive, and low-profile, and have a good 'feel'. The solution was based on the 'oilcan' or 'cricket' principle, that is, curved metal restrained at the edges can have two stable states. The keys had an over-center or snap feel when they are pressed to provide tactile feedback similar to a child’s cricket toy. This came from a special spring contact developed by HP, all within 1/8-inch high. The keys had a definite 'fall-away' or 'over-center' tactile feel so that there was no question when electrical contact was made.
The external package of the HP-35 was developed from a human-engineering approach, with aesthetic appeal of major importance. The sculptural wedge shape permits the calculator to be comfortably held in the palm of one hand. It also allows the product to slide easily into a pocket. The keyboard and display slope upwards for a better viewing angle in desk-top use. The sculptural sides visually break up the total mass of the package. The top half of the case is highlighted while the bottom half is in shadow. This gives the product the appearance that it is thinner than it actually is. The product appears to be floating when viewed from a normal operating position in desk-top use. The use of textures that complement each other contribute significantly to its overall elegant appearance. The texture on the case provides a non-slip surface, important when the calculator is being hand-held. The industrial design team, headed up by Ed Liljenwall, did an outstanding job without knowing what had to go inside.

Only a general idea of the electronic design was known at this point. Designing and packaging all necessary electrical and mechanical components into the tiny product became a tremendous challenge for electrical, mechanical, and industrial designers alike. The HP-35 couldn't have been developed without an outstanding working relationship between the development laboratory, industrial design, manufacturing, and tooling engineering. Everyone involved in the project shared a common desire to retain the original size and shape, and many innovative engineering concepts resulted. Many of the problems encountered during development could have been easily solved by using more conventional methods, but this would have meant missing the target goals and resulted in a lesser mousetrap.

HP-35 Design Schedule
It was apparent early in the HP-35 planning that new display techniques would be required. Existing light-emitting-diode products used too much power and cost too much. A magnified five-digit cluster saving both power and cost with an integral plastic spherical lens for each digit was developed by HP. LED's are more efficient if they are pulsed at a low duty cycle rather than driven by a dc source. In the HP-35, energy is stored in inductors and dumped into the light-emitting diodes. This drive technique allowed a high degree of multiplexing; the digits were scanned one at a time, one segment at a time. Extensive reliability testing showed insignificant change in intensity after years of high current pulsing at duty cycles of one-tenth of a per-cent. The readability of the display, even in bright sunlight was so important that the individual segments were “tuned” by adding a slight serif to the left edge of the top and bottom bars and trimming. Each segment was also modified to have comparable perimeter to area ratios to provide uniform visible intensity.

Based on experience with the full ten-digit display on the Hewlett Packard desktop calculators, the display of the HP-35 was set up similarly, consisting of 15 seven-segment-plus decimal-point LED numerals. Answers between $10^{10}$ and $10^2$ were always displayed as floating-point numbers with the decimal point properly located and the exponent field blank. The display was left justified with trailing zeros suppressed. Outside this range the HP-35 displayed the answer in scientific notation with the decimal point to the right of the first significant digit and the proper power of 10 showing at the far right of the display. To make the display more readable, a separate digit position was provided for the decimal point.

The HP-35 contained five MOS/LSI (metal-oxide semiconductor/large-scale-integration) circuits: ROMs, an arithmetic and register circuit (A&R), and a control and timing circuit (C&T). The logic design was done by France Rode and Chung Tung of HP Laboratories and the circuits were developed and manufactured by two outside vendors. Three custom bipolar circuits were also designed by HP Laboratories and manufactured by HP's Santa Clara Division; a two-phase clock driver, an LED anode driver/clock generator, and an LED cathode driver. The HP-35 was assembled on two printed circuit boards. The upper board contains the display and drivers and the keyboard. The lower and smaller board has all the MOS logic, the clock driver, and the power supply.
The battery selection and design of the power supply were not trivial; a three battery stack was chosen to increase the single transistor DC-to-DC converter efficiency of greater than 80% to obtain the four-hour battery life objective. As with all the design aspects of the HP-35, the best and the brightest contributed; Chu Yen, PhD of HP Laboratories obtained this super efficiency, even while supplying the various voltages (+7.5v, +6v, and -12v) necessary to power the MOS and bipolar circuits used in the calculator. Similar design concepts were used for the recharger/AC adapter.

The calculator data was organized as a digit-serial/bit-serial “race track” architecture. This organization minimized the number of connections on each circuit and between circuits, thereby saving area and cost and improving reliability. Each word consists of 14 binary-coded-decimal digits, or 56 bits. Ten of the 14 digits are allocated to the mantissa, one to the mantissa sign or overflow during calculations, two to the exponent, and one to the exponent sign; the latter three served double duty as guard digits.

Three main bus lines connect the MOS circuits. One carries a word synchronization signal (SYNC) generated by a 56-state counter on the control and timing chip. On another bus, instructions (Is) are transmitted serially from the ROMs to the control and timing chip or to the arithmetic and register chip. The third bus signal, called word select (WS), is a gating signal generated on the C&T chip or by the ROMs; it enables the arithmetic unit for a portion of a word time, thereby allowing operations on only part of a number, such as the mantissa or the exponent. The control and timing (C&T) circuit performs the major non-arithmetic, or housekeeping functions in the calculator. These
include interrogating the keyboard, keeping track of the status of the system, synchronizing the system, and modifying instruction addresses.

The keyboard is arranged as a five-column, eight-row matrix. It is scanned continuously by the C&T chip. When contact is made between a row and a column by pressing a key, a code corresponding to that row and column is transmitted to the ROM. This code is the starting address of a program in ROM to service that key. Key bounce and lockout are handled by programmed delays.

In all digital systems, status bits or flags are used to keep track of past events. In the HP-35 there are twelve status bits, all located on the C&T chip. They can be set, reset, or interrogated by microinstructions. ROM addresses are updated on the C&T chip and sent serially to the ROMs. During execution of a branch instruction, the appropriate signal -- arithmetic carry or status bit -- is tested to determine whether the incremented address or the branch address should be selected next.

One of the most significant features of the serial organization was the ability to operate on just a single digit or a group of digits in a number as they flow bit-serially through the arithmetic unit. This unique design minimized the architecture allowing the HP-35 to even be built at that time, yet enabling the elementary add routines to be easily put together to form extremely powerful subroutines that could execute completely in less than one second.

Based on the “race track” analogy, imagine the grandstand as only seeing one “horse” or bit passing by at a time. Then after each four “horses” or bits the calculations for that digit are completed. The word-select signal corresponds to the number of digits or “groups of horses” in sequence or time slot being operated upon for that total word cycle.

Preprogrammed mathematical routines were stored in three ROM chips, each of which contains 256 instructions of 10 bits each. Only one of the three ROM chips is used at any time, the unselected ROMs were turned off.

The arithmetic and register circuit executes instructions bit-serially. Most arithmetic instructions must be enabled by the word-select signal. Data to be displayed is sent to the LED anode drivers and carry line transfers carry information back to the C&T chip. The BCD output is bidirectional and can move digits into and out of the A&R chip. The A&R circuit is divided into five areas: instruction storage and decoding circuits, a timing circuit, seven 56-bit registers, an adder-subtractor, and a display decoder. Three of the registers are working registers. One of these and three of the remaining four registers form the four-register stack. The seventh register is an independent register for constant storage. There are numerous interconnections between registers to allow for such instructions as exchange, transfer, rotate stack, and so on.

An advantage of the bit-serial structure is that interconnections require only one gate per line. Transfers into or out of the stack or the constant register are always whole-word transfers. All other arithmetic instructions are controlled by the word-select signal. Thus it's possible to interchange only the exponent fields of two registers, or to add any two
corresponding digits of two registers. The adder-subtractor computes the sum or difference of two decimal numbers. It has two data inputs, storage for carry or borrow, and sum and carry/borrow outputs.

For the first three clock times, the addition is strictly binary. At the fourth clock time the binary sum is checked, and if the answer is more than 1001 (nine), then the sum is corrected to decimal by adding 0110 (six). The result is then entered into the last four bits of the receiving register and the carry is stored. A similar correction is done for subtraction. Carry information is always transmitted, but is recorded by the control and timing chip only at the last bit time of the word-select signal.

In designing elaborate integrated circuits like the C&T, A&R, and ROM chips, two questions that had to be answered at the very beginning were: How is the design to be checked? and How is the final integrated circuit to be tested? The first question has two answers. One is to build a breadboard and compare its operation with the desired operation, or do a computer simulation of the circuit.

When the MOS circuits (C&T, A&R, and ROMs) for the HP-35 were being designed, the computer simulation approach was chosen over building a small-scale transistor/transistor logic (TTL) or MOS breadboard. It was felt that the hardware breadboard wouldn't be an exact model of the final circuits anyway, and two or three months of development time could be saved by computer simulation because people could work in parallel rather than serially on a breadboard.

A general-purpose simulation program had just been developed by Jim Duley of HP Laboratories. This was used to check out each gate, each circuit, each chip, and finally all the chips together. Each MOS circuit is designed as a network of gates and delay elements. For each gate output an algebraic equation was written as function of the inputs to the gate. This produced a large set of algebraic equations to be evaluated every clock time. A printout was available so the operation of any of the gates or delay outputs could be observed, as if with an oscilloscope probe. In this respect the computer simulation was much better than a hardware breadboard.

Because of the large number of equations to be evaluated each clock time, the general-purpose simulation program was too slow to use for evaluating the algorithms implemented in the HP-35 ROMs. For this a higher-level simulation was used, so only the input/output functions of each subsystem had to be specified. This was fast enough that all the algorithms could be checked, even the transcendental functions. If anything went wrong it was always possible to stop the program and step through it until the trouble was found. Correcting a problem was a simple matter of changing a punched card or two, an advantage a hardware breadboard doesn't have.

The simulation approach proved very successful. It saved a lot of time not only in logic design, but also in generating the test patterns to be used for testing the final integrated circuits. After a simulation is running successfully, a pattern for each input is specified such that virtually every circuit element will be exercised. By running the
program and recording all the inputs and outputs, a complete test pattern is generated, ready for final test of the integrated circuit.

An estimate of program execution times was made, and it became apparent that, by using a bit-serial data word structure, circuit economies could be achieved without exceeding a one-second computation time for any function. Furthermore, the instruction address and instruction word could be bit-serial, too.

The complexity of the algorithms made multilevel programming a necessity. This meant the calculator had to have subroutine capability, as well as special flags to indicate the status and separations of various programs. In the HP-35, interrogation and branching on flag bits or on arithmetic carry or borrow are done by a separate instruction instead of having this capability contained as part of each instruction. This affords a great reduction in instruction word length with only a slight decrease in speed.

To generate a transcendental function such as \( \text{arctanh}(x) \)--the arc-hyperbolic-tangent--required several levels of subroutines. However subroutine calls were made by setting flags, so flowcharting and control was paramount. Chris Clare later documented this as an Algorithmic State Machine (ASM) methodology. Even the simple sine or cosine used the tangent routine, and then calculated the sine from trigonometric identities. These arduous manipulations were necessary to minimize the number of unique programs and program steps and to keep within size limits of the three 750-word HP-35 ROM chips.

The arithmetic instruction set was designed specifically for a decimal transcendental-function calculator. The basic arithmetic operations are performed by a 10's complement adder-subtractor which has data paths to three of the registers that are used as working storage. Partial word designators (word select) are part of the instruction word to allow operating on only part of a number, for example the mantissa or the exponent field.

Determination of the accuracy of the HP-35 is as complex as its algorithms. The calculator has internal round-off in the 11th place. In add, subtract, multiply, divide, and square root calculations the accuracy is 1/2 count in the 10th digit. In calculating the transcendental functions many of these elementary calculations are performed with the round-off error accumulating. In the sine computation there is a divide, a multiply, and a subtract in the pre-scale operation, and there are two divides, a multiply, an addition, and a square root in the post-computation. Round-off errors in these calculations are cumulative thereby adding to the overall error of the basic algorithm.

Accuracy and resolution are sometimes in conflict: for example, the subtraction of \( .9999999999 \) from 1.0 yields only one digit of significance. This becomes very important, for example, in computations of the cosines of angles very close to 90°. The cosine of 89.9° would be determined more accurately by finding the sine of 0.1°. Similarly, the sine of 10° wastes all ten digits of significance in specifying the input angle, because all integer circles will be discarded.
The HP-35 was a “dream” development. The timing was a perfect storm of high density silicon technology just emerging, had the algorithms in my back pocket from the HP-9100 application, and the customer demand for on-the-go calculations. The physical appearance had been on the drawing board for months, commissioned by Hewlett. When I saw a “racetrack” architecture designed in pMOS, I knew it was suitable. Fairchild Semiconductor was touting it for fixed point four-function calculator applications. Although not quite a perfect fit for the algorithms I needed, I could make it work. When Fairchild decided not to tweak the design to manufacture it for HP, I told Tom Whitney that we could make it ourselves, farming the re-design out to AMI and Mostek. Tom convinced [title/role?] Paul Stoft and ran interference for the project all the way.

I was in Seventh Heaven, able to design my own instruction set, really a reduced-instruction-set computer (RISC), as there wasn’t enough silicon in 1970 on a chip to have anymore than necessary. Each instruction had to activate some kind of combinatorial logic of operation, so what would be the bare essentials. A necessary evil was the “key-down” instruction because it was only used once per function. Originally there were two branch instructions, one a conditional branch after an operation that could produce a “carry” or cause a change in a “flag” and the other an unconditional branch. Since these added directly to the word width of the ROM, I decided to use only the conditional branch instruction ensuring that by default I would never use it following a condition setting operation. This reduced the ROM size by 10%, in hindsight, what insight?

It’s well known that when we went to Hewlett and told him we could do it, he covered his bet by soliciting SRI to do a market study. He held back the development cost of $1M but we used lab working money to cover it. Much of the physical design such as appearance and feel of the keyboard had been in development for some time, not a trivial matter.

During the prototype phase there were a number of “name the baby” contests but Hewlett named the calculator “the HP-35” after the number of keys. It was late in 1971 when we put together the first HP-35 prototypes and handed out a few to distinguished scientists in the area. Stanford Engineering Dean Fred Terman, the person responsible for bringing Bill Hewlett and Dave Packard together to start HP was one of the first. He was overwhelmed, looking for an umbilical cord connected to a big computer doing the precision calculations. Wouldn’t you know he’d find the first bug, he entered 90 degrees and pushed the TAN key; the unit started blinking as the algorithm divided by zero. I had to put in a trap to make it show 10 to the 99th power to show infinity. Nobel Prize winner Dr. Charles Townes was so impressed he called it “the eighth wonder of the world”.

The HP-35 was introduced with little fanfare for $395 through the normal sales channels; but word spread and orders quickly backlogged. It was rumored that some customers were even giving an extra $100 to expedite their purchase of the HP-35. Other marketing doors were opened; HP products always sold by technical reps were now being distributed through department stores. Seeing HP-35s arrayed on a counter in Macy’s was a shock. The first production run of 100,000 units was scheduled to carry us for six months; a few months later it was doubled. Even after the HP-35 was in production Bill Hewlett wasn’t confident it would be successful. One time at lunch I mentioned to him
that we had a Request-for-Quotation from GE for 10,000 units. He said “that there must be a mistake, why would they want that many?” I replied that “maybe they were buying one for each of their engineers”. Bill responded by saying “they should just buy a few and let their engineers borrow from one another”.

The minute attention to detail in every aspect of the HP-35 from battery life, the shape of the seven-segment display to the position of each key paid off. The HP-35 was truly a product which you knew would be successful because the engineer at the next bench wanted it. Dietzgen, the slide rule company folded in about one year after the pocket scientific calculator introduction. In schools throughout the world the question was asked, could they bring the HP-35 to class? It caused a dilemma amongst many teachers, do they let those that could afford the $395 bring them to class; how about tests? Some schools banned calculators during tests, others loaned them out. Soon many courses required that you buy one as now the instructor could design “real” problems that didn’t have to result in whole numbers.

The world was changed forever.