

SIGMA COMPUTER MEMO #26A

TO: E. Bloch  
SUBJECT: Lookahead Section of the Sigma Computer  
DATE: January 19, 1960

This memo describes the Lookahead Section of the Sigma Computer. The material describes the equipment provided and functional operation of the system.

This memo supersedes Sigma Computer Memo # 26 dated February 4, 1959.

*W. C. Stetler*

W. C. Stetler  
Associate Engineer  
7030 Engineering

WCS:bjp

## LOOKAHEAD SYSTEM

### I. Introduction

The purpose of this memo is to describe the operation of the Lookahead Section of the Sigma Computer. The material is organized in the following manner:

#### I. Introduction

#### II. Functional Location Within the Sigma Computer

#### III. Functions

##### A. Instruction Execution Sequencing

##### B. Interrupt System Sequencing

#### IV Register Definitions

##### A. Operation Code Field

##### B. Operand Field

##### C. Lookahead Address Register

##### D. Indicator Field

##### E. Instruction Counter Field

##### F. Instruction Counter Buffer

##### G. Tag Bit Field

#### V Sequencing Elements

##### A. Indexing Arithmetic Unit Counter

##### B. Operand Check Counter

##### C. Transfer Bus Counter

##### D. Arithmetic Bus Counter

##### E. Store Check Counter

##### F. Forwarding Mechanism

#### VI Instruction Preparation Control Definition

##### A. Lookahead Loading

##### B. Operand Preparation

##### C. Forwarding Action

#### VII Instruction Execution Control Definition

##### A. PAU Instruction Sequencing

##### B. SAU Instruction Sequencing

##### C. Non-Arithmetic Instruction Sequencing

#### VIII Instruction Reject Action

#### IX Housecleaning Mode of Operation

#### X Appendix

## **II    Functional Location Within the Sigma Computer**

The overall Sigma Computer is shown in Systems Drawing 00.00.00.0. To illustrate the functional location of the Lookahead, the data flow for a Floating Point Add-to-Memory operation will be traced through the system.

The Instruction Unit initiates the request for the instruction from the memory location specified by the instruction counter. The Memory Bus, in honoring the request, effects the transfer of the instruction from memory to the Instruction Unit Y register. The necessary index information is fetched within the Instruction Unit and the effective address generated. The specified operand is requested of the Memory Bus and the instruction operation code entered into one of the lookahead buffer registers. Acceptance of the memory request essentially frees the Instruction Unit for preparation of the next subsequent instruction.

The operand is returned by the Memory Bus to the lookahead where ECC information is interrogated for validity of the data. Assuming no in-valid conditions exist, the operation code and operand may be transferred to the Parallel Arithmetic Unit for execution. The execution consists of addition of the operand to the accumulator contents with the result returned to the lookahead for eventual storing to memory. This latter action essentially frees the Arithmetic Unit to begin execution of the next subsequent instruction, which has been undergoing preparation by the Instruction Unit and Lookahead.

The result to be stored is checked for validity and ECC generated within the look-ahead. The memory reference is initiated and acceptance by the Memory Bus for transfer to memory concludes the operation.

## **III    Functions**

Functionally, then, the look-ahead serves to provide those functions necessary to allow maximum utilization of execution equipment. The program interrupt feature of the Sigma Computer places additional sequencing functions upon the system. The primary functions performed by the system are:

### **A.    Instruction Execution Sequencing**

1. Receive indexed instructions
2. Receive and check operands
3. Transmit instructions and operands to the proper arithmetic unit
4. Receive operands to be stored
5. Initiate all store operations

## B. Interrupt System Sequencing

6. Enter pre-set indicators into Indicator Register
7. Retain Instruction Counter value
8. Restore unused index modifications for interrupt

## IV Register Definition

To perform these functions, four levels of buffer registers are provided, as shown in System Drawing 30.00.00.0. Each level is designed to completely buffer the information required by the Parallel Arithmetic Unit for execution of single operand, single operation type instructions. In general, instructions of the multi-operand (Cumulative Multiply) or multi-operation (Add-to-Memory) types require the use of more than a single level of buffering.

Each lookahead level requires the following registers to perform the instruction execution functions.

### A. Operation Code Field (1 of 4) 36.00.00.0

This is an 11 bit field which specifies the operation to be performed at a particular level. The final bit is a check bit on the other ten. Instructions not entirely contained in a single level require this value only at the first level. In subsequent levels, this field will contain coded information for lookahead control purposes.

### B. Operand Field (1 of 4) 31.00.00.0

This field contains 64 information bits and 12 check bits. It may buffer any of the following information:

1. The operand required for execution of the operation specified by the Operation Code Field.
2. Data to be stored in memory
3. VFL instruction execution information
4. Input-Output instruction execution information
5. Information for computer recovery

### C. Lookahead Address Register (LAAR)

This 19 bit register, of which the final bit is a check bit, serves the entire lookahead to buffer an operand address when necessary for instruction execution. Instructions requiring the use of the LAAR are of the store type or those specifying as an operand the contents of an internal register.

Each level requires the following registers to perform interrupt system functions:

D. Indicator Field (1 of 4) 33.00.00.0

This 15 bit field represents the status of the indicators affected by indexing of the instruction contained at that level.

E. Instruction Counter Field (1 of 4) 32.00.00.0

The address of the instruction immediately following that instruction buffered at a level will be stored in the Instruction Counter Field of the same level. This value will be stored during an interrupt procedure for re-entry into the program following the correction routine. For multi-level instructions, the value as it appears in the final level only is valid for this purpose.

F. Instruction Counter Buffer (1) 32.00.00.0

This 21 bit field indicates the above defined instruction counter value which applies to the instruction being executed at a given time. It is transferred from the appropriate Instruction Counter Field as the instruction begins execution and is retained during interrogation of the program interrupt system.

For control purposes, each level contains the following information, which is used in conjunction with the operation code field.

G. Tag Bit Field (1 of 4) 36.00.00.0

This 8 bit field contains information concerning the status of information stored at the same level. The bits and their functions are described below.

1. Level Filled Bit (LF)

This bit applies to the Operand Field and indicates that the operand has been entered at the level.

2. Level Checked Bit (LC)

This bit indicates that the operand at the level has been checked and check bits converted to those required by the particular operation.

### **3. Internal Operand Bit (INT)**

This bit indicates that the operand required for instruction execution must be fetched from an internal computer register.

### **4. Instruction Counter Bit (IC)**

This bit indicates that the value stored in the Instruction Counter Field of a particular level is valid for interrupt interrogation. It will indicate the final level associated with each instruction.

### **5. Lookahead Operation Code (LAOP)**

This bit indicates that the value stored at the Operation Code Field of a particular level is for use by Lookahead control only.

### **6. Word Boundary Crossover Bit (WBC)**

This bit in conjunction with LAOP indicates that the operand associated with the SAU instruction buffered at this level crosses a memory word boundary. In conjunction with LAOP, this bit indicates that the store data buffered at this level had ECC bits generated during the loading process.

### **7. No Operation Bit (NOOP)**

This bit indicates that the instruction associated with this level is to be executed as No Operation.

### **8. Disconnect Bit (DISC)**

This bit indicates the level should not participate in lookahead action. This is essentially a maintenance feature.

As will be shown, logical combinations of these bits will be coded to indicate further control information as the operations on the instruction progress through the Lookahead.

## **V. Sequencing Elements 38.00.00.0**

The lookahead levels accommodate a maximum of four pre-accessed instructions and operands. To properly sequence the operation performed on each level, the system contains five counters which cycle through the levels, each counter performing a specific operation or series of operations.

1. Indexing Arithmetic Unit Counter (IAUC)
2. Operand Check Counter (OCC)
3. Transfer Bus Counter (TBC)
4. Arithmetic Bus Counter (ABC)
5. Store Check Counter (SCC)

The counter operations are essentially asynchronous in nature, i.e., they may be performing their particular function simultaneously on different levels providing full overlap throughout the system. The counter value indicates the level at which the function is being performed. The counters are interlocked such that no counter may pass another. This dictates proper sequencing of the operations performed on a level. The functions for which each counter is designed and the registers and data paths involved are discussed here in general terms as a basis for the control and timing considerations discussed in Sections VI-IX. The conditions necessary for initiating the action, the action itself, and conditions for advancing to the following level are discussed in that order for each counter.

#### A. Indexing Arithmetic Unit Counter

The function of the Indexing Arithmetic Unit Counter is to select the level next due to receive an instruction from the Instruction Unit.

In addition to the normal interlock preventing a counter from passing another, the IAUC is not allowed to re-enter a level until the SCC has left that level. This allows the enabling of an Instruction Unit load cycle immediately upon advancing the IAUC into a level. The type of loading enabled is dependent upon the status of the LAAR - i.e., - a store or internal fetch type instruction may not be loaded until the LAAR becomes not "busy". In addition, once the necessity of forwarding an operand within the lookahead has been recorded, Instruction Unit loading is suspended until the forwarding function has been accomplished.

Depending upon the type of instruction to be entered, the following fields and data paths may be involved. System Drawings 31.00.00.0 through 36.00.00.0 illustrate the fields in greater detail.

The Operation Code field will receive either the instruction operation code from the Instruction Unit Z Register or a lookahead operation code from the Instruction Unit-Look-Ahead Encoder.

The Operand field may receive information at the IAUC level via any of the following data paths, depending upon the particular instruction involved.

1. When the required operand is located in an external Memory location, the Memory request is initiated by the Instruction Unit with the IAUC value specified as the return address. The operand will be received at a later time via the Instruction Memory Out Bus (IMOB).
2. When the above Memory request is initiated, a comparison of the fetch address is made with the contents of the Lookahead Address Register. Satisfaction of this comparison indicates that the operand requested is already in the Lookahead for use by an "earlier" instruction. In this case, level identification information is set up and the Memory request cancelled. Thus, the operand may be "forwarded" at such time as it is available.
3. The operand may be received directly from the Instruction Unit via the Instruction Checker Out Bus (ICOB). This is generally the case when the specified operand is in Index Core Storage. This is also the case for store type instructions whose execution to the point of storing the result is effected entirely in the Instruction Unit.
4. VFL instructions require buffering in addition to the Operation Code Field in order to store all information required by the Serial Arithmetic Unit for proper instruction execution. The Progressive Indexing, Field Length, Byte Size, Offset & Bit Address values are entered into the Operand field via the ICOB in the first level associated with a VFL instruction. The operand or operands will then appear in subsequent levels.
5. The Control Word Address and Channel Address associated with Input-Output type instructions are buffered in the Operand field. These values are entered via the ICOB from the Instruction Unit during the loading process.

The Lookahead Address Register will receive the address to which information is to be stored, or the address of the internal register from which the operand must be fetched for execution of the particular instruction involved. If the instruction to be loaded is of the external fetch type and the LAAR is not "busy" i.e., no unexecuted store or internal fetch type instruction exists in the Lookahead, the register will receive the address of the operand involved. This will provide comparison information for the next subsequent instruction for forwarding purposes.

The Indicator Field receives the values of those indicators affected by indexing the instruction being loaded. These bits are generally transferred from an updated Indicator Register located in the Instruction Unit.

The Instruction Counter Field receives the proper instruction address from the Instruction Counter Adder located in the Instruction Unit.

The appropriate Tag bits will be set from the Instruction Unit Lookahead Encoder to properly identify the operations to be performed at the level.

An indication from the Instruction Unit that the loading process is complete allows the IAUC to advance to the next level as soon as the SCC interlock allows.

#### B. Operand Check Counter

The primary function of the OCC is to check the operand stored in the operand field and convert the check bits to those applicable to the Arithmetic Unit involved - i.e. - field parity for use by the Serial Arithmetic Unit and Residue check bits for use by the Parallel Arithmetic Unit. Both types of check bits are generated during each OCC check cycle and all are buffered in the check bit positions of the Operand Field. Only those operands from external memory require these functions since operands loaded directly by the Instruction Unit have the check and conversion performed during the loading process.

The check is initiated for the level selected by the OCC as soon after the Level Filled indication is received as the Lookahead-Instruction Checker In Bus (LAICIB) priority system will allow. Completion of the check cycle will result in the setting of the Level Checked bit and is an indication for the OCC to advance to the next level. This advance is, of course, contingent upon the interlock with the IAUC.

#### C. Transfer Bus Counter

The TBC controls the transfers of the instruction operation codes and operands to the working register of the proper Arithmetic Unit. This is generally true of instructions whose operands arrive from external memory or index core storage. For internal operands, this function is performed at the ABC level, since the action is contingent upon the status of a previous operation and upon the status of the interrupt mechanism.

The action of the TBC is contingent upon the status of the LF and LC bits indicating that the operand is ready for execution. The Parallel Arithmetic Unit receives the contents of the Operation Code field at the gates of the PAU Execution Register (via direct path) and the operand at the gates of the C register (via the Transfer Out Bus - TOB) together with an indication to begin pre-execution of the instruction.

In the case of a VFL instruction, the Serial Arithmetic Unit receives the contents of both the Operation Code field and the Operand field at the gates of the SAU Execution Register together with an indication to begin pre-execution.

In order to overlap the execution of one instruction with the check performed upon the results of the previous instruction, pre-execution is defined as execution of that portion of the instruction which does not require the modification of an addressable register. This latter action is contingent upon the status of the interrupt mechanism and is controlled by the ABC.

The TBC, after the transfer is performed, dwells with the information on the lines until such time as the proper Arithmetic Unit gates in and begins pre-execution. This signal allows the TBC to advance, contingent upon the OCC interlock, to the next level for pre-execution preparation.

#### D. Arithmetic Bus Counter

The primary function of the ABC is to control those functions necessary for proper operation of the interrupt mechanism. This includes entering the contents of the Indicator Field into the Indicator Register, updating the Instruction Counter Buffer, and, in the event of an interrupt, "marking" the remaining unexecuted instructions in the lookahead for proper handling by the SCC.

Secondary functions performed by the ABC include initiating the execution of instructions involving internal operands, selecting the level to receive store data from the Arithmetic Unit and effecting this transfer.

An indication that the previous instruction terminated with no program interrupt allows the modification of addressable registers to take place associated with the present instruction. After the Indicator Register and Instruction Counter Buffer have been set, if no internal register fetch or store operation is required, the ABC is free to advance, contingent upon the TBC interlock.

If the instruction involved is of the internal fetch type, the Operation Code and contents of the specified internal register are transferred to the Arithmetic Unit. The proper internal register is decoded from the contents of the LAAR and the transfer of the operand is performed via the Arithmetic Bus, where checking and check bit conversion is performed. An indication is given to the Execution Unit to begin execution and the response indicating acceptance allows the ABC to advance.

If, on the other hand, the instruction involved requires a store operation, the ABC dwells after entering interrupt information, until notified that the data is ready. The transfer is then performed to the lookahead register designated by the counter position for storage to external memory or Index Core Storage, as decoded from the contents of the LAAR. Storage to an internal register is performed directly from the Arithmetic Unit to the register involved. In all cases, the transfer takes place via the Arithmetic Bus. Completion of the store transfer allows the ABC to advance.

Termination of the previous instruction with a program interrupt indicates another form of action. No indicators or instruction counter values are transferred since doing so constitutes the modification of an addressable register. Instead, the level is interrogated to determine if interrupt recovery information is involved and those levels requiring this action are marked. The actual recovery function is performed by the SCC.

Recovery information buffering in the look-ahead stems primarily from the fact that the Instruction Unit updates the Index Core Storage information out of sequence. Prior to destroying the original contents of an index address, these contents are buffered in the lookahead operand field. During interrupt procedure, restoring these values restores the computer memory to the proper status prior to entering the interrupt sub-routine. The index address involved for this operation is stored in the Operation Code field as a portion of a Lookahead Operation Code.

#### E. Store Check Counter

The primary functions of the SCC include controlling the check,

check bit conversion and storing of information to be written in memory. In addition, satisfying requests by the Instruction Unit for internal register contents, and interrupt restoration functions are performed by the counter.

Completion of the ABC function at a particular level is generally the indication for SCC to initiate the particular function required. Indication of completion is normally in the form of logical combinations of the tag bits and operation code field.

The lookahead initiates all storing operations for the Sigma computer. The memory area involved is decoded from the contents of the LAAR. The operation involved may be received from the Instruction Unit directly in the case of indexing store type instruction or from the appropriate Arithmetic Unit in the case of arithmetic store type instructions.

The latter type store to external memory requires the initiation of a priority request to the LAICIB system, where parity check and ECC generation takes place. Completion of the check and conversion function allows the store request to be made to the Memory Bus Unit. The operand transfer is effected via the Lookahead Memory In Bus (LAMIB). The address is decoded by the Memory Bus Unit directly from the contents of the LAAR. Acceptance of the information allows the SCC to advance.

Should the LAAR contents indicate Index Core Storage, parity check and check bit conversion are performed during the transfer of the data via the LAICIB to the Instruction Unit X Register. The  $A_d$  dress is gated from the LAAR to the Index Core Storage Address Bus and an indication given to perform the Clear-Write cycle. Completion of this cycle allows the SCC to advance.

Those instructions for which the store operand is received directly from the Instruction Unit require no check and conversion cycles since these functions are performed during the loading process.

Since the Instruction Unit has no direct access to the contents of addressable internal registers, requests for their contents must be buffered in the Lookahead. At the proper time, the information is fetched by the Lookahead and transferred to the Instruction Unit. The transfer from the internal register is performed at the ABC level with the data returned to the level involved. The SCC then transfers the information via the LAICIB to the appropriate Instruction Unit working register. Completion of the transfer allows the SCC to advance.

After a Program interrupt has been detected, the SCC restores the index values to Index Core Storage. As in the case of an index store instruction, the operand is transferred via the LAICIB to the X register. The address, however, is gated from the Operation Code field to the Index Address Bus and the Clear-Write cycle initiated.

#### F. Forwarding Mechanism

The ability of the Lookahead to forward information already available within the system is essentially independent of any particular counter. This is required to take full advantage of the mechanism. Controlling the function is achieved by a set of control triggers indicating the particular level to which the contents of the LAAR applies. One of four triggers remembers the IAUC value at the time the LAAR is loaded and specifies the level from which the data is to be forwarded. The IAUC position at the time a comparison is detected specifies the level to which the data is to be forwarded. This information defines the origin and destination of the data.

The time at which the forwarding may take place depends upon the status of the information requested. If the operand to be forwarded is associated with a store instruction, the forwarding may take place after the Memory Bus has accepted the store request. If the operand is associated with fetch type instruction, the forwarding may be effected immediately after the word has returned from Memory and has been checked.

The actual transfer takes place via the LAICIB. Completion of the transfer results in setting the LF and LC bits in the "to" level. The forward control bits are updated for further forwarding function - i.e. - the "from" indication is altered to indicate the new level to which the contents of the LAAR apply.

## VI. Instruction Preparation Control Definition

The Level Filled and Level Checked tag bits essentially separate the instruction preparation and instruction execution phases of lookahead action. "Level Filled" means the operand required for transfer to the execution unit has been received by the lookahead from either external memory or the Instruction Unit or that no operand is required at this level. "Level Checked" means that this operand if any has the proper check bits as it appears in the lookahead.

These two bits do not apply to an internal register when specified as an operand nor do they apply when a lookahead level is "filled" and "checked" due to receiving information to be stored from the SAU or PAU.

### A. Lookahead Loading

The IAUC advance into a level resets the LC and No Op tag bits at the new level to disallow false interrogation by another counter of "old" information. The advance also sets an "IAUC Advance Enables Sequence" trigger which participates in a signal to the Instruction Unit enabling that unit to enter an instruction. Other considerations given the enable signal include the fact that (1) lookahead is not in the process of restoring unexecuted information (housecleaning mode) and (2) that the level in question is not disconnected, as evidenced by the Disconnect tag bit.

During housecleaning mode, no load enable signal is given until housecleaning is complete. A level which is disconnected allows the IAUC to advance again and attempt to enable the loading of the next level.

(This "advancing over" a disconnected level is normal operation for all counters.)

#### 1. Enabling the Load

The type of instruction loaded is dependent upon the status of the LAAR. A type I + II Enable signal allows the entering of any level of buffering which does not require the use of the LAAR. Its presence indicates only that the level is available for loading.

A type III Enable signal allows entering any level of buffering which requires the use of the LAAR. Its presence indicates that the level is available for loading and that the LAAR is available as evidenced by the absence of an LAAR Busy signal.

#### 2. The Loading Process

The response to the Load Enable signals are the actual Load Pulses from the Instruction Unit. These Load Pulses are of three types. Load Pulse Type I indicates that the level being loaded 1) does not entail an external memory operand fetch and 2) does not

<sup>1</sup> Appendix IV-p. OA

require the use of the LAAR. Load Pulse Type II entails an external memory fetch and Load Pulse Type III requires the use of the LAAR.

The loading process is normally accomplished in two basic clock cycles. The first half of any type Load Pulse (Load Pulse 1/2) resets the "IAUC Advance Enables Sequence" trigger thus disallowing any further Load Enable signals until the IAUC advances.

The second half of each type Load Pulse is used to properly identify the level status.

A Load Pulse Type I, by definition, indicates that either (1) the operand is loaded directly by the Instruction Unit or (2) no operand is required at this level. In either case, no operand preparation is required; thus, LF and LC are set directly. The signal also resets the FROM bit in the level and sets a "Load Pulse Memory" trigger which allows the IAUC to advance to the next level when the interlock conditions are such that (IAUC  $\neq$  SCC - 1). Anticipation equipment is provided to allow the IAUC to Advance and to allow a new Load Enable Type I + II signal and Load Enable Type III signal (the latter contingent upon no LAAR Busy signal) to the Instruction Unit during the Load Pulse Type I 2/2. This allows successive level loading as fast as is practical. In either event, the Load Pulse Memory is reset with the first sample following the advance of the IAUC.

A Load Pulse Type II indicates that the operand required for execution is being requested by the Instruction Unit of the BCU. This type pulse may persist longer than two basic clock pulses and completion of the loading process must be contingent upon one of two signals from the BCU.

Equipment is provided to compare any fetch address used by the Instruction Unit with contents of the LAAR. This is necessary to prevent fetching false information out of turn. The comparator is enabled for this purpose whenever the LAAR is Busy.

When the Instruction Unit requests the services of the BCU for operands returnable to the Instruction Unit, an address compare signal merely blocks the fetch request until such time as the LAAR becomes not busy. This indicates that the store has been executed and the BCU proceeds to honor the request.

Since the Lookahead provides the ability to "forward" operands from level to level to elimate unnecessary memory references, the comparison equipment is enabled by Type II Load Pulse. This signal defines requests for operands returnable to the Lookahead level designated by the IAUC value. An address comparison here results in 1) blocking the fetch request and 2) setting a "Forward Cycle Required" trigger in the Lookahead. The comparison signal, delayed

one clock cycle, is sent to the Instruction Unit to terminate the Type II Load Pulse signal. In this case, Load Pulse Memory is not set and the IAUC does not advance until the forwarding function is complete.

The action upon no comparison is contingent upon BCU acceptance of the request. The coincidence of Load Pulse Type II and Memory Fetch Accept sets Load Pulse Memory, enabling the IAUC to advance. In addition, if the LAAR is not busy, the address is gated into the LAAR, the IAUC value remembered in the form of "From" bit identifying the level to which the LAAR applies and the Store Executed trigger is reset.

Anticipation equipment identical to that provided during Load Pulse Type I again allows new Load Enable signals during a Load Pulse Type II.

The Load Pulse Type III identifies the level being loaded as an internal operand fetch level or a store level-i.e. the LAAR is required for proper execution. The sample selected by the Load Pulse Type III 2/2-1) gates the address to the LAAR, 2) sets the LAAR Busy trigger, the appropriate From bit identifying the level, Load Pulse Memory, the LF and LC tag bits, and 3) resets the Store Executed trigger.

Type I + II Enable signals only are anticipated during a Load Pulse Type III.

Many other signals are exchanged between the Instruction Unit and the Lookahead during the loading process to gate in the proper information fields and condition the proper tag bits and indicators from various error and alarm lines. These signals are received from any of three Instruction Unit areas due to packaging and timing consideration. These signals are shown in chart form in Appendix II, together with their gating and conditioning functions.

The loading sequence for each type load cycle is shown in timing bar chart form in Appendix IV.

#### Special Considerations:

Certain control lines shown in Appendix II require special mention. Many are self-explanatory and only define gating and conditioning the buffer registers.

1. A limited number of Type III Load Pulse sequences are such that the data transfer involves an ECC check and possible correct cycle over the LA-I Bus checker. Thus, termination of the Load Pulse signal must be contingent upon the single ECC error signal. This type transfer is identified by the control line ECC CHECK LOAD. The possible correct cycle following is identified by ECC CORRECT LOAD. The logic involved in determining when the load may be properly terminated is shown in Appendix II.
2. A variation in the defined handling of a Type II Load Pulse exists when it is for the purpose of loading the first level of the PAU Multiply and Add(+) instruction. In this case, the control line MPYC LOAD E. Mto LA is used, if the address does not compare with the contents of the LAAR, to inhibit 1) gating into the LAAR, 2) setting the From bit and 3) resetting the STORE EXECUTED trigger. The purpose of this action is to allow forwarding of the Factor register contents when the PAU Load Factor (LFT) instruction is followed immediately by Multiply and Add. Since the two levels involving the Factor register contents are separated by the first level of Multiply and Add, (See Appendix III) the above action prevents changing the LAAR contents, thus, preserving the possibility of address comparison.
3. Under special conditions the Instruction Unit in attempting a Type II Load sequence, discovered this action to be invalid and terminates the load.

However, the IAUC Advance Enable Sequence has been reset and thus, the Load Enable signals have disappeared. The signal Type II CANCEL MEMORY replaces this trigger participation in the Enable signals to allow the level to be "reloaded".

#### B. Operand Preparation<sup>2</sup>

The check and check bit conversion of external memory operands are performed at the Operand Check Counter level. The OCC Advance Enables Sequence trigger, set by any advance of the counter, performs essentially the same function for the OCC as its namesake does for the IAUC - i.e., it allows the counter function to be performed only once at any one level. This philosophy is true for all counters.

By definition, the OCC function is required only of those levels loaded by a Type II load Pulse with no address compare.

## 1. Operand Check

The BCU precedes, by one clock cycle, the returning memory word with one of four Memory Select pulses selecting the level to receive the operand. The LF Indication at each level is in the form of two triggers--an Execute (LF-E) and its associated Memory (LF-M) trigger.

LF-E is set by the free sample selected by the Memory Select Pulse. LF-M is set by the free sample selected by LF-E M which also gates in the operand and ECC bits to the appropriate level. Should an error in the form of a Memory Check indication from the BCU occur, the NO Op tag bit and the Instruction Reject (IJ) indicator in the level are set.

The coincidence of (LF-E + LF-M) LC. DISC. OCC ADV EN SEQ forms a request signal to the LAICIB priority system. Operand checking has 3rd priority on the I Checker Bus and is delayed by any check or correct cycle in process (O Priority), lookahead store check request (1st priority) or lookahead forward request (2nd Priority). It, in turn, delays any lookahead to Instruction Unit request (4th Priority). The sample selected by the response honoring the request sets Operand Check E trigger which participates in timing the data transfer. (see OCC Timing Diagram - Appendix IV)

This trigger gates out the operand from the level selected by the OCC to the LAICIB while the first half (E.M) is sent to the I checker as an indication to check ECC. Operand Check E.M selects the sample which gates the data, field parity and residue check bits back into the same level. LC is also set if the check results in no single ECC error. The OCC advance takes place in this case on the same sample if the interlock allows; otherwise, on the first sample after the interlock disappears.

## 2. Operand Correct

The action upon detection of an ECC error results in setting Operand Correct E.. The total operand gate out signal is, then, the "OR" of these triggers.

The Correct timer provides an additional two clock cycles and terminates by setting the LC bit and, if the error proves uncorrectable, by setting the No Op tag and IJ indicator at the level. The data and check bits are again gated into the operand field with Operand

Correct E. M. (The original ECC bits have been latched at the I Checker-in-bus throughout the correct operation.) The OCC advance takes place in this case on the sample selected by E. M. of the Correct timer if the interlock allows; otherwise, on the first sample after the interlock disappears.

This latter advance condition, (LC . INTERLOCK O-I) also provides the advance over those levels loaded by a Type I or Type III Load Pulse where LF and LC are set directly.

### 3. Special Considerations

An exception to the above action occurs when the Maintenance Console panel keys are addressed as an operand in the maintenance mode of operation. The fetch, controlled by the BCU, returns data with no associated ECC bits to the lookahead.

To identify this type of operation, the Instruction Unit codes the preparation tag bits (INT . LF . LC). The Memory Select results in (INT . LF . LC). The signal to the I Checker to Check ECC is suppressed and an identically timed signal to merely Generate Parity and Residue is given. Finally, the Operand Check E. M. forms the normal coding of such a level (INT . LF . LC) by resetting the Internal tag as well as setting LC. For consistency, this bit is always reset by Operand Check E. M.

### C. Forwarding Action

The request for forwarding an operand from one level to another within the Lookahead is set up at the time the Instruction Unit attempts to fetch an operand for the lookahead and discovers an address comparison between the required operand and the contents of the LAAR. These conditions are remembered in the Forward Cycle Required trigger.

The operand to be forwarded may be the results to be stored following a store type instruction or it may be an operand used in a previous non-store type instruction. A variation in handling these two types of forward operations comes about due to differing check bit formats. The former operand, when ready for forwarding exists in the lookahead with ECC bits and, therefore, requires check bit conversion, while the non-store operand exists with the required lookahead field parity and residue already available.

To identify these conditions, a status triggers is set up at the SCC level. When the LAAR becomes not busy following a store operation, the Store Executed trigger is set. The trigger remains set until either a forward cycle takes place or the contents of the LAAR change.

## 1. Forward Check

The actual forward function is initiated when the LAAR becomes not busy. This insures that the data is available as well as that the Store Executed trigger is in that state which properly identifies the checking conditions. For the store type forward, the coincidence of (FWD CYC REQ'D . NO LAAR BUSY . STORE EXECUTED) is sufficient to form a request (2nd Priority) to the LAICIB priority system.

For the fetch type forward, the Level Checked tag bit is necessary in the origin level to indicate that the data is available. For packaging purposes the data from a single register may only be gated to one destination at a time. (This is due to the single unit of current available from the gate out distributor on the 2RG card used throughout the operand fields.) Thus, an additional restriction for the priority request is required to insure that the TBC is not at the origin level.

This prevents the possibility of this counter action gating the requested operand to the execution unit at the time the priority request is honored and the same operand gated to the LAICIB for forwarding. The total request is thus, (NO LAAR BUSY . NO STORED EXECUTED . FWD CYC . REQUIRED . LC<sub>i</sub> . FWD FROM<sub>i</sub> . NO TBC<sub>i</sub>) where i = level 1, 2, 3, or 4.

The sample selected by the line honoring of the bus request sets the Forward Check E timer. This trigger gates out the data and check bits from the level selected by the From bit. The first half of the timer E . M resets Forward Cycle Required trigger and, with either Store Executed or its absence, requests the checker to either Check ECC or Check LA Parity, respectively. Forward Check E . M gates in the data, field parity and residue to the level selected by the IAUC. In addition, if the check results in no single ECC error, 1) the Store Executed trigger is reset, 2) LF and LC tag bits are set in the destination level, 3) all From bits whose value do not agree with the IAUC value are reset, (this effectively changes the From bit to specify the new level to which the LAAR applies), and 4) Load Pulse Memory is set to allow the IAUC to advance.

## 2. Forward Correct

The action upon detection of a single ECC error is essentially the same as that for operand check and correct. The data is gated out for an additional two clock cycles and the above functions are performed by the sample selected by Forward Correct E. M (See Appendix IV).

In addition, if the error proves uncorrectable, the No Op tag bit and LJ indicator are set in the destination level.

## 3. Special Considerations: Absolute Forwarding:

It is possible for forwarding to specify the origin and destination of the data as the same lookahead level.

For this case, the logic described thus far for requesting bus priority for a non-store type operand fails since the LC tag is reset by the IAUC advance into a "new" level. This special case is remembered in the form of the Absolute Forward Required trigger. Thus, the final logic forming the priority request becomes (NO LAAR BUSY . ABSOLUTE FORWARD REQUIRED). The normal bus transfer is made in this case.

#### Forward No Op Conversion:

An additional complication arises from the fact that the data requested may be in error or even non-existent due to the instruction associated with the origin level being rejected. This case is detected by agreement of the From bit and No Op tag. Since a store instruction which is rejected does not result in the setting of Store Executed, it is not possible to request that a check be made on ECC bits, thus no correct cycle is possible.

For simplicity, the normal fetch forward function results with perhaps non-meaningful data being transferred and Forward Check E. M. results in the setting of the No Op tag and IJ indicator in the destination level. In addition, all From bits are reset. This condition disables the address comparison equipment, thus preventing any further forwarding action until the contents of the LAAR change.

Finally, to prevent the possibility of the above two special cases arising together, the detection of No Op i. FROM i when the IAUC advances from level (i - 1) to i results in resetting From i. This again disables the compare mechanism to prevent setting up forwarding under these conditions.

## VII Instruction Execution Control Definition:

The preparation functions performed by the IAUC, OCC and FWD mechanisms are reasonably uniform and are controlled by tag bit combinations. The variations encountered in the execution functions performed by the TBC, ABC and SCC, however, are too numerous to warrant individual tag bit identification. Since the operation code field is used to buffer "real" instruction operation codes for the execution units in the first level of PAU and SAU instructions only, these triggers are available at the remaining levels for specifying lookahead operations. That is, this field contains a "Lookahead Operation Code" when so designated by the presence of the LAOP tag bit at the level.

Each instruction is defined regarding the number of lookahead levels required and their identification code in Appendix III. In general, a separate lookahead level is reserved to buffer information for each fetch and for each store function required by the instruction. Additional buffering restrictions may require additional lookahead levels. For example, the operand field of the first level associated with an SAU instruction is used to buffer additional operation code information; thus, an entire level (op. code level) is used to transfer this information to the SAU. The operand (or operands) required will appear in the next "fetch" level (or levels). Subsequently, any store data will be transferred from the SAU to the following level (or levels). Finally, when progressive indexing is specified, a level is reserved to buffer the "pseudo store" involved due to the Instruction Unit modifying Index Core Storage out of sequence. Thus, Appendix III shows a total of six lookahead levels required to process an SAU Add-to-Memory with progressive indexing. This is an extreme case and shows the need for each level to be processed by the execution counters and made available for re-loading during the execution of a single instruction.

Appendix III also shows, for each level, the array of bits in the Lookahead Operation Code and Tag Bit fields used to identify the functions to be performed. For convenience, this array is represented in octal notation consistent with the Definition of Level Designation. It should be noted that this represents the status of the Operation Code and Tag Bit fields upon termination of the Instruction Unit loading process. Thus, the LF and LC tag bits will change as any necessary preparation function are accomplished.

The execution counter functions for each level are shown in timing chart form in Appendix IV. These charts define the action taken by the TBC, ABC and SCC when the level is to be 1) executed normally 2) rejected due to the No Op tag bit, or 3) interrogated for housecleaning action. Due to the overlap of instruction preparation, it should be clear that any level may exist in the lookahead to be handled in any of these three major modes of operation.

The TBC functions begin only when  $LFI_i \cdot LC_i$  indicate that the information is valid and are timed by the Transfer Bus Timer (T-timer) triggers, E and M. These functions include the transfer of PAU and SAU operation codes and operands (not internal) to the execution units during normal operation, and initiating the pre-execution phases of these instructions.

The ABC functions are not only contingent upon the fact that preparation functions are complete, but that the Interrupt Mechanism has been reliably interrogated. The course of normal ABC action entails those functions necessary for execution which require the modification of an addressable register. On the other hand, if a program interrupt occurs, overlap is suspended in preparation for handling the remaining "unexecuted" levels of lookahead in a special manner (Housecleaning Mode) for any necessary restoration functions.

The equipment used to determine the state of the Interrupt Mechanism consists of an indication that all units have set into the Indicator Register a record of any abnormal conditions arising during execution of a particular instruction. Since such indicator settings may arise from any of a number of non-synchronous units, each units participation must be recorded and only when all units have "reported", can the interrupt line be reliably interrogated.

For this purpose, the lookahead contains a bank of "test" triggers. In each case, the sample selected to set the trigger is timed identically with the sample selected to gate the information into the Indicator Register.

#### Execution Unit Indicator Test

This trigger records the fact that the execution unit involved has entered all indicators associated with execution of instruction n.

#### Lookahead Normal Indicator Test

This trigger records the fact that the lookahead has entered all indicators associated with executing instruction n.

#### A-Checker Indicator Test

This trigger records the fact that the possible error detected during the normal arithmetic result check of instruction n has been entered.

#### Store Check Indicator Test

This trigger records the fact that the possible error detected during the SCC check and check bit conversion cycle for store instruction n has been entered into the Indicator Register. This trigger, unlike the others, is normally on and is reset as an ABC function only when it is evident such a check cycle will follow.

It should be noted that each trigger must be set following each arithmetic unit instruction regardless of whether any abnormal condition actually occurs.

The sample selected by coincidence of all triggers is used to memorize the state of the interrupt mechanism. (For speed purposes, when all other units have reported, and no A-checker error occurs, the A-Checker Indicator

Test trigger is not set and the interrupt mechanism memorized immediately.) The MAR MODE trigger remembers the normal condition, while the Interrupt Next Instruction trigger records the interrupt condition. This same sample resets the test triggers thus releasing them to record the indicator settings for instruction n + 1.

Since the interrupt mechanism must be interrogated following any instruction, an alternate method is used to determine the final indicator setting for non-arithmetic instructions (or No Op arithmetic instructions) since the execution units are not involved. The Lookahead No-Op Indicator Test trigger records the last lookahead indicator setting for these instructions and since the lookahead is the only unit involved, the interrupt line is memorized on the basis of this and the Store Check Indicator Test triggers only.

It should be clear that the memorization due to coincidence of the test trigger settings for instruction n define the action to be taken on instruction (n + 1). For speed purposes, the PAU duplicates this equipment and, in certain cases, it is the responsibility of the lookahead to properly sequence this PAU mechanism as well as the local equipment.

The primary ABC action at any level is to effect the transfer of the Indicator Field to the Indicator Register and the Instruction Counter field to the Instruction Counter Buffer. These functions are timed with the Indicator Transfer Timer. Subsequently, if necessary, an internal operand (denoted by INT tag bit) is effected and timed with the Arithmetic Bus Timer (A-Timer). On the other hand, if store data is to be transferred from the execution unit, this transfer is also timed by the A-Timer.

The memory area involved for store data transfers is decoded directly from the contents of the LAAR. For index or external stores, the transfer occurs from the execution unit to the lookahead. The indication for the SCC to complete the store operation is the ABC reset of the LF tag bit. Thus, for all SCC action, the tag bit combination LF · LC must occur. In this manner, the ABC selects those levels for SCC action, essentially filtering out the Instruction Reject and Lookahead Housecleaning complications for the SCC decoder.

The presence of TBC, ABC and SCC at a level establishes a d.c. gate out of the Operation Code and Tag Bit field of that level to the respective decoders. In general, a single decoder exists for each counter. (An exception exists for the TBC decoder identifying 1st levels of PAU instructions where, for speed purposes, a separate decoder exists at each level, thus preserving level identification.)

#### A. PAU Instruction Sequencing

The PAU instruction set has been classified for lookahead purposes into four categories: (See Appendix III, F.P. Loading Sequences)

1. Non Store Operations (single level)
2. Store Operations (single level)
3. Fetch and Store Operations (two level)
4. Multi-fetch Operations (two level)

Each category must be considered for variation of the fetch levels

specifying a) non-internal and b) internal operands.

1(a) Non Store Operations (non internal operands-Appendix IV p. 31

The action of the TBC is identical for the first level of all (not internal) PAU instructions. These levels are identified by the coincidence of  $LAOP_i \cdot INT_i \cdot OP8_i \cdot OP9_i \cdot LF_i \cdot LC_i$ . Normal action by the counter is identified by the absence of (NOOP<sub>i</sub>) and (NOOP MODE) status trigger (designating Instruction Reject action) and by the absence of Lookahead Houseclean Mode trigger.

The Operand and Operation Code fields are gated to the PAU with the d.c. decode line. The information will appear at the input gates to the C register and PAU Execution Register two clock cycles later. Thus, T-timer E is set by the first sample selected by the decode line. Coincident with T timer E·M, two signals are given, one indicating that the PAU may Gate In Op Code and Start and the other to Gate In TOB to C. The PAU, if not ready to accept the information immediately, must remember these signals. No further TBC action occurs until the pulse PAU 1st Cycle (To) is received indicating that the information has been accepted. This pulse sets the 1st Cycle Memory trigger indicating the TBC may advance. The advance takes place on the sample selected by PAU 1st Cycle if no interlock with the OCC exists, or on the first sample selected by 1st Cycle Memory following the disappearance of this interlock. First Cycle Memory is reset by the first sample following the advance.

To again prevent the possibility of gating the operand to two locations simultaneously, if forwarding is in process from the level at which the TBC attempts to gate to the PAU, the TOB gate out and setting of T-timer E are delayed until the forwarding function is complete.

The only ABC function required for the non-store type is the transfer of Indicators and Instruction Counter Fields. These fields are gated out to their respective destinations by the d.c. output of the ABC position itself. Selection is then made as to what input gates to activate. These gate in signals are samples selected by the Indicator Transfer Timer; thus, the set condition for Indicator Transfer E is met only when preparation functions are complete (LF·LC) and the previous instruction caused no program interrupt (MAR MODE).

The Indicator field of each lookahead level has been classified into three main categories. This is due to the variations of handling these categories during the three major modes of lookahead operation. The definition of transfer for each category:

Instruction Exception (XR) Indicators

These are gated into the Main Indicator Register from each level

during Normal Operation and Instruction Reject Action.

### Index Result (XR) Indicators<sup>2</sup>

These are gated into the Main Indicator Register from distinctly coded Instruction Unit instruction levels during Normal Operation only.

### Conditional Machine Check (CNIDC) Indicator

This single indicator is gated into the Main Indicator Register from each level during Instruction Reject Action and Housecleaning Action.

The gate in signal is timed with Indicator Transfer Timer E·M. The gate into the Instruction Counter Buffer is activated only on levels tagged with the IC bit and is timed with E·M of the same timer.

The MAR MODE trigger remains on until the indicators have been transferred at the last (IC) level and is reset by Indicator Transfer Timer E·M·IC<sub>i</sub>·ABC<sub>i</sub>. (An additional trigger, MAR NEXT INSTRUCTION, set by the same sample which sets MAR MODE, is reset by Indicator Transfer Timer E·M only. This trigger essentially identifies ABC action on the first level of any instruction.)

In general, (store instructions excepted) the signal to gate in the indicators at the last level means the lookahead has entered its last indicator; therefore, the same sample is used to set the Lookahead Normal Indicator Test trigger.

The advance condition for the ABC is Indicator Transfer Timer-M and no interlock with the TBC. The SCC advances over this level on the basis of the tag bit combination LC·LF at the time the ABC interlock disappears.

### 1(b) Non-Store Operations (internal operands - Appendix IV p. 32)

The action of the TBC for levels involving internal operands is restricted to the Operation Code field gate out to the Execution Register. The necessary signals to begin pre-execution are the responsibility of the ABC; however, the previously described response, (To) provides the advance for the TBC in the usual manner.

The data and control paths involved to transfer the contents of an internal register to the C register are such that three cycles are required. Thus, the A-Timer is a three trigger timer, EE, E and M. The first trigger, EE is set by Indicator Transfer Timer E·M, the ABC decoding the INT

tag bit and the absence of (NOOP<sub>i</sub>) and (NOOP MODE). Completion of the transfer (A-timer E·M) with the information at the C register input gates results in two pulses to the PAU; the previously described GI Op Code & Start signal and a new GI ACOB to C signal. The Advance Condition for the ABC is A-Timer M and no interlock, ABC-TBC. The interlock, however, prevents the advance until To is received and the TBC is allowed to advance. The SCC again advances over the level as soon as the SCC-ABC interlock disappears.

A Timer E·M during an internal fetch transfer is used to 1) select a sample to reset the LAAR Busy trigger, thus allowing the Instruction Unit to enter another level requiring a Type III Enable signal, and 2) request the A Checker to Check Data for transfers involving other than addresses 7 and 11. (A special signal, No Check Data, accompanies these latter transfers since no check bits are involved.)

2) Store Operations (no fetch required-Appendix IV p. 38)

The previously described TBC action (non-internal operands) is identical for the single level store instruction. The ABC action, however, in addition to the transfer of Indicator and Instruction Counter fields described above, consists of effecting the transfer of the store data from the PAU to the appropriate destination.

The indication that the store data is available (latched on the Arithmetic Bus) following any PAU to-memory operation is the pulse, PAU Last Cycle Store. This pulse is remembered in the Last Cycle Store Memory trigger. A two cycle transfer is necessary here; thus, A-Timer-E trigger is set with Indicator Transfer E or M, Last Cycle Store Memory and the ABC decode line identifying the level. The data is gated into the proper destination by the sample selected by A-Timer E·M.

In order to properly sequence the interrupt system, the setting of Look-ahead Normal Indicator Test trigger is delayed until A-Timer E·M for all store operations.

For stores directly to an internal register, the store is effectively completed by the ABC. Thus, the LAAR Busy trigger is reset by A-Timer E·M. Special signals are sent to the Arithmetic Checker controls for stores to the accumulator (GI A+B) such that residue will be updated. The ABC advances on A-Timer-M, no interlock ABC-TBC and the fact that the Indicator Register is not specified as the store address. In this special case, an additional timer (Indicator Register Timer) is used to time the transfer of the modified Index Result indicators from the Indicator Register to the Instruction Unit Updated Indicator Register (IR -- UIR) for local interrogation. The advance for this case is Indicator Register Timer M and no interlock.

For stores to external Memory or Index Core Storage, the LAAR Busy trigger is not reset until the SCC completes the store. Instead, A-Timer

E·M resets the Store Check Test trigger, such that the interrupt mechanism will be interrogated after the SCC checks the data. To initiate this SCC action, the Level Filled tag bit is reset coincident with gating the data into the level.

To complete the instruction, the SCC action must be considered for each remaining memory area. An external store will be considered first. (Appendix IV p. 55)

The Op code becomes meaningful to the SCC decoder when the Level Filled tag bit is reset. Since the decode line cannot be guaranteed to be in its proper state until the second sample following this action, the SCC Late Decode Enable trigger is set by the first sample selected by the coincidence of  $SCC_i \cdot LF_i \cdot LC_i$ . This trigger is used to gate the decoder lines, to insure proper decoding.

The logic forming the request to the I Checker priority system consists of SCC Advance Enable Sequence, Late Decode Enable, the SCC decode line identifying the level, and the LAAR decode line identifying the memory area. Honoring of this request (1st priority) results in setting the E trigger of the Store Check timer which is used to time the transfer through the I Checker for check and check bit conversion to ECC. Store Check Timer E·M resets the SCC Advance Enables sequence trigger disallowing any further request. The E trigger of the timer is used to gate the Operand field to the LAICIB, E·M times a pulse to the I Checker requesting a parity check on the word, while E·M selects the sample for gating the information back into the operand field. This last sample also sets the Store Check Test trigger to allow interrogation of the interrupt mechanism.

Coincident with the data gate-in, a self-resetting trigger, Lookahead Store Request is set and its output sent to the Memory Bus Control Unit. At the same time, the Gate Out LAMIB trigger is set to gate the information to the BCU. Upon receipt of the Lookahead Store Accept pulse from the BCU, the Store Data timer is set to time the information on the LAMIB. With E·M of this timer, Gate Out LAMIB is reset. E·M selects the sample to reset the LAAR Busy trigger and set the Store Executed trigger to define the checking conditions for any subsequent forwarding of this data. The advance condition for the SCC is Store Data Timer-M and no interlock SCC-ABC.

An exception in this procedure exists when addresses 0 or 4 are specified. Since these are external memory locations and sources of zeros, the data is converted to zeros with ECC code and the store performed. This is accomplished by inhibiting both the gate out to the LAICIB and the request to check parity during the check cycle. This effectively puts zeros on the bus and the generated ECC is gated in after the check cycle.

The SCC action if the store address is Index Core Storage consists of a request (4th priority) to the I Checker Priority system for the lookahead to Instruction Unit transfer involved. Honoring this request sets the

LA-I timer. This timer has two memory (M) triggers: 1) M for Index Transfer which is used if the data destination is Index Core Storage and 2) M-for no Index Transfer for all other Lookahead to Instruction Unit transfers. The output of M for Index Transfer and the SCC decode line gates LAAR positions 13-17 and parity to the Index Address Bus.

The information is gated to the LAICIB with LA-I timer E and gated into the Instruction Unit X register by the sample selected by E·M for Index Transfer. This sample also sets the Store Check Test trigger and the Clear Index-E trigger. The timers, Clear Index and Write Index, time the transfer from the X register to the cores, Clear Index-E being used as a store request signal to the Index Core Storage controls. Clear Index E·M is used to reset LAAR Busy and set Store Executed, while the SCC advance condition is Write Index-M and no interlock SCC-ABC.

### 3) Fetch and Store Operations

The PAU fetch and store operations, (Add to Memory, Load Factor, etc.) are handled in two levels of lookahead. The first level buffers the Operation Code and fetch operand, while the second level is reserved to receive the store data. Each level is essentially handled independently by each counter.

The first level TBC action is identical to that previously described for single levels specifying internal or non-internal operands. This is also true of the ABC action with any variation being those functions performed on the basis of the IC tag bit--i.e. --gating into the Instruction Counter Buffer, setting the appropriate test trigger, and resetting the MAR MODE trigger.

Since the TBC function is not necessary at the second level, the decode line identifying this level serves as the counter advance condition directly. (For all levels other than first PAU levels, the TBC Late Decode Enable trigger is used to gate the output of the TBC decoder to insure proper decoding.)

The ABC and SCC action when the PAU indicates the store data is available (Last Cycle Store pulse) is identical to that described for single level store operations.

An alternate method of handling the store level exists when the instruction is not completed. An example of this is an attempt to perform the Divide Double operation when the Divisor Zero condition is indicated. The PAU then essentially rejects the instruction and replaces the Last Cycle Store pulse with a No Store Data pulse. This Store Inhibited Memory trigger remembers the condition until the ABC is prepared to act upon it. For convenience, the A-Timer is used only to select samples to perform the necessary cleaning-up functions necessary to proceed. These include resetting the LAAR Busy trigger and setting

the Lookahead Normal Test trigger. In addition, the NOOP tag bit is set at the level involved such that, should forwarding of the expected data have been specified in the interim between loading the store level and discovering the Divisor Zero condition, the Forward NOOP Conversion function will occur and allow the computer to continue.

#### 4) Multi-fetch Operations

The final PAU instruction to be discussed is the Multiply and Add instruction. This involves two fetch operands as specified by the operand address and the (implied) contents of address 14. The first level again is identically handled with respect to transfer of the operation code and first operand and the initiation of pre-execution.

The second level contains the contents of the external core memory location 14. The TBC controls the transfer of the Operand field contents to the C register input gates. T-Timer E·M times the signal PAU Continue and dwells until the information is accepted. The Cumulative Multiplier Accepted pulse sets the First Cycle Memory trigger such that the counter advances in the usual manner.

The overall lookahead timing chart shows the non-synchronous counter action for a series of PAU instructions. Assumptions were made involving the speed of loading the lookahead, memory access times, and the PAU execution timing. Thus, this document is meant only to illustrate the lookahead action of sequencing the instructions.

### B. SAU Instruction Execution

The SAU instruction set has been grouped into classifications similar to those of PAU instructions with respect to fetch functions and store functions.

Four general classifications exist:

1. Non-store operations
2. Fetch and Store Operations

This category includes the normal add-to-memory type operations where the number of stores involved equals the number of fetches.

#### 3. Fetch and Special Store Operations

This category includes the Load Factor type operations where, regardless of the word boundary crossover considerations of the fetch operand, only a single store operation is necessary.

#### 4. Multiply and Add Operation

Figure 1 shows the sequence of levels encountered in handling each category under the various WBC and progressive indexing (PX) conditions. With the exception of the special fetch operand of the multiply and add instruction, all fetch operands may specify the contents of an internal register.

As evidenced by Appendix IV, the information transfer and instruction sequencing functions are very similar to those encountered for PAU instructions; therefore, only the major variations will be presented here.

#### SAU Op Code Level (Appendix IV-p. 1)

This level is identified by the coincidence of  $LAOP_i \cdot OP9_i$ . The gate out of the Operation Code field, Operand field and WBC tag bit to the input gates of the SAU execution register is accomplished by the usual decode method. The trigger, SAU START is set with the sample selected by T-timer E·M and establishes a d.c. signal to the SAU controls. (The trigger output is ORed with its set condition such that the SAU may act upon it coincident with the arrival of the data.) The TBC dwells until the d.c. reply, SAU Housekeeping, is received indicating data acceptance. The sample selected by SAU START-SAU Housekeeping resets the Start trigger and sets First Cycle Memory to effect the TBC advance.

#### SAU Operand Levels (Appendix IV-pp. 2-11)

Once the SAU is in the housekeeping state, the C and D registers are available to receive the necessary operand or operands. Thus, the lookahead controls the entire transfer including the data gate in signals.

The operand destinations are defined as the C register for single (only) operands and the first of two operands, and the D register for the second of two operands. (Excluding the special operand of Multiply and Add, in which case the destination is again the C register.)

Completion of the last operand transfer results in a signal, SAU GO, which allows the SAU to terminate the housekeeping state and begin instruction execution. Since the SAU contains no equipment to interrogate the interrupt mechanism, the GO signal indicates:

1. That the necessary operands are in the CD registers and
2. That the previous instruction caused no program interrupt.

The transfer of non-internal operands is the responsibility of the TBC.


To satisfy the second condition above, the set of T-timer E is dependent upon the presence of MAR MODE conditions during transfers of the first (or only) SAU operand. The SAU GO trigger is set with T-timer E·M,

**SEQUENCE OF SAU INSTRUCTION LOOKAHEAD LEVELS**

**SEQUENCE OF LEVELS**

SAU  
COMMUNICATIONS  
INTERLOCKS

SAU START



and its output "or" set condition establishes the d.c. signal to the SAU controls. The trigger is reset by SAU GO•NO SAU House-keeping. T-timer M and no interlock TBC-OCC serves as the TBC advance condition.

The ABC control of internal operand transfers is similar to that previously discussed with the SAU GO trigger set, when applicable, with A-timer E-M. (The TBC, when an internal register is specified as an SAU operand, has no function to perform. However, to facilitate handling SAU instructions under program interrupt conditions, the counter is not allowed to advance until an interlock is established with the ABC. The ABC decode line in this case serves as the TBC advance condition after A-timer E-M is used to reset the TBC Advance Enables Sequence trigger.)

#### SAU Store Levels (Appendix IV pp. 12-19)

The levels reserved to receive SAU store information fall into three categories:

1. **Store C level** - receives information from the C register following Fetch and Store operations. The result is gated from C for "only" store (WBC) and first of two stores (WBC).
2. **Store D level** - receives the second word from the D register following Fetch and Store operations specifying Word boundary crossover.
3. **Store bus level** - receives store data following Fetch and Special Store operations. Following this class of SAU instructions, the data is latched on the Arithmetic Checker bus.

The ABC and SCC action here following receipt of the Last Cycle Store signal indicating data availability is similar to that previously described. The data and control paths involved for transfers from the C and D registers (as opposed to transfers with the data already latched on the ACIB) are such that the A-timer EE trigger is used to allow a three cycle transfer.

Although the TBC has no action at these levels, the ABC interlock is formed to prevent the advance until the C and D registers are clear.

## SAU Special Operand Levels (Appendix IV pp. 20-21)

The special operand for the SAU multiply and add instruction poses the same interlock problem as its PAU counterpart in that the destination of the data is the same (C) register as that used to buffer an "earlier" operand. Therefore, the TBC action is inhibited until the pulse SAU Ready for MPYC Operand is received. This again sets a Memory trigger and T-timer E is set to time the transfer. The gate out of the Operand field is the TBC d.c. decode line identifying the level and the data is gated in to C with the sample selected by T-timer E·M. The memory trigger is reset by this same sample, and its absence serves as the indication to the SAU that the operand is available.

## SAU Progressive Indexing (PX) levels. (Appendix IV-p. 22)

The final level of all SAU instructions in which the progressive mode of indexing is specified is used to buffer the original contents of the affected index core storage location. During normal operation, the only lookahead functions required are the transfer of indicators and instruction counter fields at the ABC level. Since the progressive indexing function allows the index result indicator to change, this category of indicators is included in the transfer.

### Special SAU Instructions:

The Branch on Indicator and Branch on Bit instructions are treated as special SAU instructions since, for economy reasons, the SAU equipment is utilized to perform the bit testing and modification necessary. These instructions therefore require lookahead action similar to other SAU instructions.

The Instruction Unit assumes the test will fail and continues to process instructions accordingly. A special (branch recovery) level following those necessary for processing the SAU action buffers the Branch Address such that, upon detecting that the branch is to take place, a modified housecleaning procedure will allow the Instruction Unit to recover.

The Instruction Unit preparation of these instructions include testing for those conditions which, if the branch conditions are met, cause the instruction to be rejected. These include the branch address failing the address invalid (AD) or instruction fetch (IF) tests, certain store addresses failing the Data Store (DS) test, and the instruction itself failing the Execute Exception (EXE) test. These conditional indicators must be interrogated by the SAU such that the presence of any one serves to inhibit the bit modification when the branch conditions are met. For this purpose they are buffered in the Operation Code field of the first level associated with these instructions. Normal TBC action places

them in the SAU execution register.

### Branch on Bit (BB)<sup>1</sup>

Lookahead processing of the three SAU levels involved is similar to the add-to-memory operation specifying a single operand. The TBC decode line identifying the first level of these special instructions is memorized by the SAU and serves to identify the instruction, in lieu of any SAU Op Code.

Coincident with the Last Cycle Store pulse, responses indicating the results of the bit test and the status of the conditional indicators are memorized by the lookahead in the Branch Test Result triggers to define the action to be taken at the branch recovery level.

The ABC action at the recovery level, in addition to the normal transfer of indicators, etc., varies depending upon the response.

#### 1. Branch Unsuccessful

No special action since Instruction Unit assumption was correct and the instruction was not rejected.

#### 2. Branch Successful-conditional indicators

Instruction Unit assumption was correct (since instruction is rejected) and the conditional indicators are entered into the Indicator Register. This is a direct path from the SAU Execution register to the input gates of the Indicator Register.

#### 3. Branch Successful-no conditional indicators

This case indicates the Instruction Unit assumption was incorrect and any later lookahead levels must be considered invalid. Thus, the housecleaning Mode of operation is initiated in order to recover.

(The Housecleaning Mode of operation may be entered due to any one of three conditions occurring. The action is discussed in a later section of this memo.)

### Branch on Indicator<sup>2</sup>

The associated fetch and store levels of the Branch on Indicator instruction are distinctly coded due to special handling of bit positions 0-19 of the Indicator Register. These bit positions are normally unaffected by the storing function; however, to accomplish the bit resetting function of this instruction, coincident with the transfer of the register contents to the C register, bits 0-19

1. Appendix IV-pp. 27, 4, 13, 28
2. Appendix IV-pp. 24, 25, 26, 28

are reset. There is then a unipolar gate provided and activated by the ABC during the store transfer.

With this exception, the Branch on Indicator and Branch on Bit instructions are handled identically by the lookahead.

### Store Instruction Counter if Branch on Indicator<sup>1</sup>

A variation of the Branch on Indicator instruction is encountered when prefixed with the Store Instruction Counter If function. In this case an additional level of lookahead is involved. This additional level requires different action depending upon the branch conditions.

No assumption is made concerning the success of the bit test. Instead after loading the recovery level into the lookahead, the Instruction Unit waits for the SAU to complete the test before completing the instruction. (Since the Instruction Unit retains the branch address in this case, no recovery is necessary and the "recovery level" exists only for control simplicity).

The special action of the ABC at the recovery level is modified to the following: (The coding of this level differs from the recovery load for Branch on Indicator/Bit only by the absence of the IC bit.)

#### 1. Branch Unsuccessful

In addition to the transfer of indicators, the control pulse, Resume-No Stica is sent to the Instruction Unit. The additional level in this case is a "dummy" level with the IC tag bit to effectively close out the instruction and cause the interrupt mechanism to be memorized.<sup>2</sup>

#### 2. Branch Successful-conditional indicators

Same as 1) above with these indicators entered into the Indicator Register.

#### 3. Branch Successful-no conditional indicators

In this case, the control pulse Resume-Stica is given the Instruction Unit. This unit proceeds to effect the store instruction counter action and places the result in the lookahead for eventual storing.

(The action at this final level is similar to that of other Instruction Unit store type instructions and is discussed in that section of this memo.)

1. Appendix IV-pp. 24, 25, 26, 30
2. Appendix IV-p. 45

### C. Non-Arithmetic Instruction Execution

Execution of instructions which involve neither arithmetic unit differs somewhat from the previously described action for sequencing the Interrupt Mechanism. These instructions include the Input-Output class and those executed directly by the Instruction Unit.

The Noop Indicator Test trigger is used to indicate the last indicator setting. In addition, the PAU contains a Master Tests Complete trigger which is functionally the PAU counterpart of the lookahead MAR MODE trigger and must be reset between each instruction. This action is the responsibility of the lookahead for all non-arithmetic instructions and is accomplished at the last level with the sample selected by Indicator Transfer E.M, IC<sub>i</sub>, ABC<sub>i</sub> and the ABC decode line identifying these type instructions.

It should be noted that, though the TBC has no action to perform at many of the levels to be described here, the advanced must be delayed until the above action has been accomplished to eliminate the possibility of the PAU falsely interrogating the Master Tests Complete condition. At these levels, the ABC decode line serves as the TBC advance condition after Indicator Transfer E-M is used to reset TBC Advance Enables Sequence trigger.

#### 1. Input-Output Instructions<sup>1</sup>

The location of the information required by the Exchange Units for execution of I/O instructions is shown in the Operand and Operation Code field format documents in Appendix II. This information includes the Control Word Address, Unit Address and Operation Code. In addition, the Instruction Unit determines the proper Exchange Unit involved and sets Op Code position 7 accordingly.

The transfer of this information is the responsibility of the TBC and takes place via the TOB. The level is identified by coincidence of LAOP<sub>i</sub>, OP-9<sub>i</sub>, OP-8<sub>i</sub>, TBC<sub>i</sub> and the gate out to the TOB takes place in the usual decode manner. Prior to selecting the Exchange, however, all previous storing functions are concluded. In addition, no select is given if an interrupt occurs. Thus, T-timer E is delayed until the MAR conditions have been met and the interlock show the SCC to be at the same level.

T-timer M and the TBC decode line identifying the proper Exchange establishes the d.c. Select Basic Exchange or Select High Speed Exchange signals. No further action

1. Appendix IV-pp. 49-51

occurs until the instruction has been accepted or rejected.

When the Exchange accepts the instruction, the accept pulse is remembered in the I/O Reaction Storage trigger and, after proper clock pulse synchronization, the I/O response trigger serves to advance the TBC.

When the Exchange rejects the instruction, this signal is sent to the Interrupt Mechanism controls to record the proper I/O reject indicator. This reject signal is then relayed to the lookahead and performs essentially the same action in establishing the TBC advance condition. In either case, the accept or reject signal resets T-timer M directly to terminate the Select signal.

The second level provided for I/O instructions is a dummy level tagged with the IC bit such that the interrupt mechanism is interrogated.

## 2. Instruction Unit Instructions

The instructions executed within the Instruction Unit are generally completed within that unit to the point where it is necessary to store and/or enter indicators. These functions are completed by the lookahead in proper sequence. These levels are referred to as:

- (1) Instruction Unit Store levels
- (2) Indicator Transfer Only levels

Two other levels exist to process the cases where Index Core Storage is modified and where the lookahead must furnish the contents of an internal register for proper execution by the Instruction Unit. These levels are referred to as:

- (3) Pseudo Store level
- (4) Internal Fetch level

Proper combinations of these four types of levels provide the lookahead action necessary for completion of all Instruction Unit instructions. Appendix III shows specifically the type level or levels involved for each instruction.

It should be noted that those instructions which the Instruction Unit terminates by loading the lookahead with any of the first three levels above may cause the Index Result indicators to change; thus, this category of indicators is included in the transfer.

### (1) Instruction Unit Store Levels

In general, these levels may specify either external memory locations or an internal computer register as indicated by the contents of the LAAR. When external memory is specified, the necessary ECC bits, if possible, are generated during the loading process, thus eliminating the necessity of the SCC check and check bit conversion cycle. The WBC tag bit is set by the Instruction Unit and used in conjunction with this particular Lookahead Operation Code to identify this condition.

#### a. External Store in ECC<sup>1</sup>

The ABC at this level, coincident with Indicator Transfer timer E-M resets the LF tag bit to initiate SCC action. This latter action provides the store request to the BCU directly, followed by the previously defined sequence of operations necessary to effect the transfer of the information to the BCU. (The level at which the store is effected following the Store Instruction Counter if Branch on Indicator instruction is handled in this manner.<sup>2</sup> However the Index Result indicators do not apply and since the SAU is involved, the Lookahead Normal Test trigger is used.

#### b. External Store in Lookahead Parity<sup>3</sup>

It is not always possible, for checking purposes, to include the generation of ECC during the loading process. Thus, the necessity may exist for the normal SCC check cycle. The absence of the WBC tag bit indicates this condition and the ABC, coincident with Indicator Transfer timer E-M, resets the Store Check Test trigger. The SCC action is identical to that previously described with the Interrupt Mechanism interrogated after the check and check bit conversion cycle.

1. Appendix IV-p. 41-42-57
2. Appendix IV-p. 43
3. Appendix IV-p. 41-42-55

### c. Internal Store<sup>4</sup>

The date path existing for effecting the transfer of store data from a lookahead level to an internal register exists only through the C register. Thus, the function is performed in two steps, the TBC controlling the transfer from the Operand field to C and the ABC completing the transfer from C to the internal register specified by the LAAR contents. T-Bus timer E is set after an interlock is established with the ABC and after the MAR MODE conditions are met. The TBC is not allowed to advance until ABC completes the store, the advance condition being A-timer M and no interlock. Use of A-timer EE provides the necessary three cycle transfer from C. This trigger is set by T-timer M, Indicator Transfer M and the ABC decode line identifying the level. The remaining action is similar to that described previously.

#### (2) Indicator Transfer Only Level<sup>1</sup>

Processing the Indicator Transfer Only Level entails only the indicator transfer function and interrupt sequencing action.

#### (3) Pseudo Store Level<sup>2</sup>

During normal operations, this level is identical to 2) above. Only in the event of rejecting the instruction or detecting a program interrupt do the Operand field contents become useful information.

#### (4) Internal Fetch Level<sup>3</sup>

The lookahead action of supplying the contents of an internal register to be used as an Instruction Unit operand is accomplished in two steps. The transfer from the specified internal register to the Operand field is accomplished at the ABC level. This takes place subsequent to the transfer of indicators and is timed by the A-timer in the usual manner. The sample selected by A-timer E-M resets LF to allow completion of the transfer by the SCC.

4. Appendix IV-p. 39-40
1. Appendix IV-p. 44
2. Appendix IV-p. 46, 47
3. Appendix IV-p. 48

The SCC decode line identifying the level participates in the request to the I checker priority system. When priority has been established, the LA to I timer E trigger is set. (M for no Index Transfer is used here.) The information is gated to the LAICIB with this trigger and the signal given to gate in the data to a pre-selected Y register. The LA to I memory trigger serves to advance the SCC on the first sample following the disappearance of the interlock.

## VIII Instruction Reject Control Definition

The action described to this point allows processing the entire computer instruction set under normal operating conditions. It is possible, upon detection of certain conditions during preparation, to reject the instruction. These conditions cause the No Op tag bit to be set in the level involved and include:

- 1) Abnormalities detected during the Instruction Unit preparation, prior to loading the lookahead, such as addresses failing the boundary comparison circuits, invalid operation codes, errors, etc.
- 2) An operand address failing the Memory checking circuits.
- 3) The operand itself failing the I-Checker circuits.

Under control of the No Op bit, normal functions are inhibited and only the necessary interrupt system sequencing functions are performed. The presence of this bit at any level through the last (fetch) operand level associated with a given instruction causes the entire instruction to be rejected. Beyond this point, the No Op bit will not appear since the execution units are allowed to modify addressable registers.

During the ABC action (Transfer Indicators  $E \cdot \bar{M}$ ) at a No Op level, the No Op MODE trigger is set and remains on to define the action through the last level associated with the instruction.

TBC action consists of merely advancing over a rejected instruction on the basis of No Op MODE  $\cdot IC_i \cdot TBC_i$ . At the last level, no action occurs until the ABC has completed action at this same level, at which time the TBC advance into the next instruction and the No Op MODE trigger reset occur simultaneously.

The ABC action during instruction rejection includes the transfer of the Instruction Exception and the CNIDC indicators, with the No Op Indicator Test trigger recording the last transfer. In addition, upon detecting a store level during this mode of operation, the LAAR Busy trigger is reset and the No Op tag bit set. Thus, if necessary, the Forward No Op Conversion cycle may take place to allow the computer to continue.

### PAU Instruction Reject

In general, the PAU is not allowed to begin pre-execution of an instruction to be rejected. The exception occurs when the special operand associated with the PAU Multiply and ADD instruction is No Oped. In this case, the PAU MPYC Reject pulse is given in lieu of the PAU Continue signal, and the instruction terminated prior to modifying an addressable register.

### SAU Instruction Reject

The d.c. output of the SAU Reject trigger serves to cause rejection of SAU instruction. This signal is given only when housekeeping has actually begun and is given only at the first No Oped operand level. The SAU Enabled Memory trigger set by the ABC (Indicator Transfer E.M) at the first SAU level (if not rejected) remembers the first condition above. The logic for setting SAU Reject is, then, SAU Enabled Memory, No Opi, ABC<sub>i</sub>, No No Op MODE, Indicator Transfer E.M. The trigger is reset by the SAU NOT OPERATING condition indicating instruction rejection prior to the modification of an addressable register. The SAU Enabled Memory trigger is reset at the last level with the sample selected by Indicator Transfer E.M, ABC<sub>i</sub>, IC<sub>j</sub>.

### Pseudo Interrupt

Four levels exist which normally cause the Index Result indicators to be changed. These are:

- 1) Instruction Unit Store level
- 2) Indicator Transfer Only level
- 3) Instruction Unit Pseudo Store level
- 4) SAU-PX Pseudo Store level

When an instruction resulting in any of the above levels is rejected, the transfer of these indicators is inhibited at the ABC level; thus, the Instruction Unit record of these indicators is in error. The validity of any subsequent levels appearing in the lookahead is in question and House-cleaning action is initiated to recover. This recovery is referred to as a "pseudo interrupt".

Following this action, the applicable bit positions of the Indicator Register are transferred "back" to correct the Instruction Unit Updated Indicator Register, the contents of the IC Buffer are transferred to the Instruction Counter and the Instruction Unit resumes by re-preparing instructions from this point.

### No Op Code

The interpretation placed on the No Op tag bit prohibits the bit setting beyond the last fetch operand level of SAU instructions. However, errors detected during the loading of 1) pseudo store data for the progressive

indexing level and 2) the branch address into the branch recovery level must be recorded and appropriate action taken. Only if this recovery data is to be used is this error significant. The error line is gated into Operation Code position 8 and the CNIDC indicator. The former action converts these particular Lookahead Operation Codes to "No Op Codes" and the level is handled consistent with instruction reject action. When it is determined a recovery is necessary, the CNIDC indicator is transferred to the MK position of the Indicator Register.

## IX Lookahead Housecleaning Mode of Operation

The Housecleaning mode of operation may be necessitated by any of three conditions:

1. Detection of program interrupt,
2. Detection of the need for "pseudo interrupt",
3. Detection of the need for "branch recovery".

In each case, the levels beyond that at which the ABC initiates the Housecleaning mode are considered invalid. Lookahead loading is terminated immediately and, at any level containing pseudo store data, the operand field is transferred to Index Core Storage to "back date" this memory area. This action continues until all counters are interlocked with the IAUC and the IAUC Advance Enables Sequence trigger is on indicating all levels have been processed. The necessary lookahead status triggers are then reset to allow resumption of normal action before allowing the loading to begin.

### A. Housecleaning due to an interrupt

This action is initiated due to the Interrupt Next Instruction trigger indicating the latest memorization of the interrupt line. The sample selected by this trigger, ABC Advance Enables Sequence,  $ABC_i \cdot LF_i \cdot LC_i$  sets E trigger of the Houseclean Timer which is used (in place of the Indicator Transfer timer) throughout the remaining levels during this mode of operation. At this time, synchronization with the Instruction and Execution Units occurs to define the status of the computer. Appendix II contains, in flow chart form, a description of the Execution States.

The sample selected by Houseclean Timer E·M· No LA Houseclean Mode. Interrupt Next Instruction: 1) sets the Interrupt Inhibits Load trigger the output of which inhibits all Load Enable signals to the Instruction Unit. -2) sets the LA Disable Interrupt trigger which insures the memorization of no new interrupt until this recovery is complete. -3) sets the I Houseclean Request trigger informing the Instruction Unit of the recovery. This trigger is reset by that unit upon initiation of that action necessary to insure availability of the registers necessary to receive recovery data from the lookahead. Completion of this action is indicated by the d.c. signal LA Houseclean Request from the Instruction Unit.

When the instruction at this level-i.e., the instruction being interrupted-is the first level of a PAU instruction (specifying a non-internal operand and is not rejected), it is evident that the PAU will begin preexecution. This units action upon detection of the interrupt condition, is to terminate pre-execution and enter an "Idle" state such that no further instructions may begin. (This is necessary since it cannot be guaranteed that the TBC has not given the GI Op Code & Start signal which applies to the next instruction. Neither the PAU nor the SAU may honor a Start signal from the lookahead while the PAU is in this "Idle" state.)

The pulse, Set Execution Units Idle from the PAU indicates this condition and is sampled into the Execution Unit Idle trigger. Coincidence of this trigger and Lookahead Houseclean Request sets the LA Houseclean Mode trigger which controls the action at the remaining levels of lookahead.

When the interrupted instruction is the first level of an SAU instruction (not rejected), it is evident the SAU will begin its Housekeeping activity. This ABC decode line, Houseclean Timer E.M, and No LA Houseclean Mode sets SAU Instruction Interrupt as temporary storage. This trigger and SAU Housekeeping sets the SAU Reject trigger which again informs that unit to terminate prior to modification of an addressable register. SAU Not Operating-SAU Reject-Interrupt Inhibits Load-SAU Instruction Interrupt is used to set Execution Units Idle.

When the ABC decodes any level other than the first level of PAU or SAU instructions, the Execution Units Idle trigger is set directly (Houseclean Timer E.M) by the lookahead such that the LA Houseclean Mode trigger will be set in the usual manner after the Instruction Unit completes the necessary recovery.

By this method, then, once LA Houseclean Mode is present, the state of all other units involved has been established and the lookahead may proceed to restore any necessary data. (It should be noted that LA Houseclean Mode inhibits normal TBC action, so until this trigger comes on, the TBC continues to function normally. This should justify the concept of the necessary execution units "idle" state.

The LA Houseclean Mode provides a continuous advance condition for the TBC such that this counter will advance through to the IAUC level contingent only upon the TBC-OCC interlock. At each level to be house-cleaned, the ABC action is restricted to:

- 1) Transfer only the CNIDC indicator to the Indicator Register to record errors in recovery information.

- 2) Reset LAAR Busy and set the No Op tag bit at levels requiring use of the LAAR. (This again allows the Forward No Op Conversion Cycle if forwarding has been specified.) This action is performed by the sample selected by LAAR Busy, ABC<sub>i</sub>, From<sub>i</sub>, Houseclean Timer E·M.
- 3) Resetting the LF tag bit in pseudo store levels to allow the SCC to return the index word. This is done with the ABC decode line and Houseclean Timer E·M.

The advance condition of the ABC during housecleaning is Houseclean Timer M, LA Houseclean Mode and no interlock ABC-TBC.

The SCC action of returning the index word<sup>1</sup> is contingent upon LA Houseclean Mode and is very similar to effecting a valid store to Index Core Storage. The address involved, however, is buffered in positions 1-4 of the Operation Code Field.

The process of returning this recovery information must be accomplished in "reverse" order--i.e., --the "earliest" original contents of any one Index Core Storage location is the only information to be restored. Thus, during the return of data, the address involved is compared with all other pseudo store addresses in lookahead and the comparison signal gated into Operation Code position O of the level compared with. This new lookahead Operation Code is then interpreted by the SCC as merely an advance condition.

The ABC and SCC action continues until all counters indicate the same (IAUC) value indicating the lookahead is empty. With the sample selected by IAUC<sub>i</sub>, OCC<sub>i</sub>, TBC<sub>i</sub>, ABC<sub>i</sub>, SCC<sub>i</sub>, IAUC Advance Enables Sequence, and LA Houseclean Mode, the Houseclean Over Timer is used to reset the various computer status triggers to allow resumption of normal action.

Houseclean Over E M selects a sample to:

- 1) Gate the contents of the IC Buffer to the Instruction Counter. This is a direct path.
- 2) Gate the Index Result indicator position of the Indicator Register to the Instruction Unit Updated Indicator Register. This corrects the latter information for local interrogation.
- 3) Reset the PAU and SAU Start triggers. This removes the false start which may have been set up by the TBC before LA Houseclean Mode terminated this counters normal action.

- 4) Reset lookahead MAR MODE and the PAU Master Tests Complete triggers in preparation for re-memorizing the interrupt line.
- 5) Reset LA Houseclean Mode and Interrupt Inhibit Load triggers to allow further lookahead loading. (This sample also resets Pseudo Interrupt Inhibits Load and Branch Recovery Inhibits Load used during these types of housecleaning action.)

Houseclean Over E·M selects a sample to:

- 1) Set the PAU Wait trigger. This essentially terminates the PAU "Idles" state allowing this unit to accept new instructions.
- 2) Set the No Op Indicator Test trigger which allows re-memorization of the interrupt line in the usual manner. Since the LA Disable Interrupt trigger is on, this memorization results in MAR MODE and MAR Next Instruction.

Houseclean Over Timer-M forms a d.c. signal to the Instruction Unit to resume. The first action includes "generating" a special Branch on Indicator instruction (IRPT-BIN) to accomplish resetting the bit which caused the interrupt. The conditions, branch if bit is off (F/N) and set to zero (L/Z) are generated. Thus the SAU accomplishes the bit resetting and the lookahead action is identical to that of the Branch on Indicator instruction with the Branch Unsuccessful response. (The TBC decode line at the first level<sup>1</sup> is memorized by the SAU in lieu of any SAU op code.)

The next instruction seen by the lookahead is the "free" instruction stored at the address specified by the sum of the Interrupt Address and the bit address of the bit causing the interrupt.

The LA Disable Interrupt trigger is reset by MAR Next Instruction, Indicator Transfer timer E·M and inhibited by the ABC decode line identifying the first level of the IRPT-BIN instruction. In this manner, it is insured that both the IRPT-BIN instruction and the free instruction will be executed by the lookahead before a new interrupt may be honored.]

(An additional Interrupt Test level exists for the special purpose of forcing interrogation of the interrupt mechanism. In certain cases, (notably the Transmit or Swap instructions) it is desirable for the Instruction Unit to complete stores to the Index Core Storage area without recourse to loading successive pseudo store levels since the depth of lookahead limits the degree of recovery possible. This may be accomplished only upon proving logically that the instruction is not to be interrupted.)

Prior to taking this action, an Interrupt Test level is loaded into the lookahead, after which the Instruction Unit waits for the Lookahead

Empty signa. This signal is formed by MAR MODE, + IRPT NEXT INSTRUCTION, No Forward Required, the absence of all Inhibit Load triggers, all counters interlocked, IAUC Advance Enables Sequence, and the fact that the level designated by the IAUC is not disconnected.

The normal action<sup>1</sup> taken at this level is seen to be similar to that of the Indicator Transfer Only level with the Index Result indicators unaffected.)

#### B. Housecleaning due to Pseudo Interrupt

This action is necessary upon detection of a rejected instruction affecting the Index Result indicators. The action is initiated during ABC action at the last (IC) level of the rejected instruction, thus insuring the address of the next instruction appears in the IC Buffer.

The sample selected by the ABC decode line, and Transfer Indicators E-M sets the Pseudo Interrupt Inhibits Load and the I Houseclean Request triggers. Following the Instruction Unit recovery, the sample selected by LA Houseclean Request, Pseudo Interrupt Inhibits Load and No LA Houseclean Mode sets LA Houseclean Mode.

The lookahead action once the Mode trigger is on is identical to that previously described. The Instruction Unit resumes, however, by merely re-preparing the instruction specified by the contents of the IC Buffer. (The Inhibit Load triggers serve as memory of the particular type of housecleaning action and define the method of resumption necessary for the Instruction Unit.)

#### C. Housecleaning due to a Branch Recovery

This action is necessary upon detection of the Instruction Unit making a false assumption in attempting to process the Branch on Bit/Indicator instructions. The action is initiated by the ABC at the branch recovery level associated with these instructions.

The Branch Recovery Inhibits Load trigger terminates the loading process, and the I Houseclean Request signal is given. LA Houseclean Request from the Instruction Unit, Branch Recovery Inhibits Load and No LA Houseclean Mode sets the LA Houseclean Mode trigger. SCC action of returning the branch address<sup>2</sup> is contingent upon this Mode trigger (since LF was reset by the ABC "early".) The LA to I timer is used to time the transfer with the data destination of a pre-selected Y register.

1. Appendix IV-pp. 52-53

2. Appendix IV-p. 56

The recovery at the remaining levels is identical to that for housecleaning due to a "real" interrupt or pseudo interrupt. However, upon completion of this recovery, the Instruction Unit resumes by preparing the instruction specified by the Branch Address and continues from this point.

Regardless of the type of recovery, the reset accomplished with Houseclean Over Timer essentially allows normal lookahead action to continue when the Instruction Unit resumes the loading process.

X Appendix


I Reference Systems Drawings	Page
Overall Sigma Computer	00.00.00.0
Sigma Bus System	00.00.01.0
Lookahead Unit	30.00.00.0
Operand Field	31.00.00.0
Instruction Counter Field and Buffer	
Register	32.00.00.0
Indicator Fields	33.00.00.0
Information Transfer Controls	35.00.00.0
Operation Code Fields	36.00.00.0
Supervisory Controls	38.00.00.0
II Lookahead Loading Control Line Definition	1-2
Special Operand Field Formats	3
Operation Code Field Formats	4
Execution Unit State Definition	5
LA and PAU Test Trigger Logic	6
III Definition of Level Designation	1
PAU Loading Sequences	2
SAU Loading Sequences	3-5
Instruction Unit Loading Sequences	6-7
IV Level Function Timing Charts	
IAUC Functions	OA
OCC Functions	OB
TBC-ABC Functions	
SAU Instruction Levels	1-30
PAU Instruction Levels	31-38
Non-Arith. Instruction Levels	39-54
SCC Functions	55-58
Overlapped Lookahead Timing	59

## Appendix I


<b>Reference Systems Drawings</b>	<b>Page</b>
Overall Sigma Computer	00.00.00.0
Sigma Bus System	00.00.01.0
Lookahead Unit	30.00.00.0
Operand Field	31.00.00.0
Instruction Counter Field and Buffer	
Register	32.00.00.0
Indicator Fields	33.00.00.0
Information Transfer Controls	35.00.00.0
Operation Code Fields	36.00.00.0
Supervisory Controls	38.00.00.0

## **COMPUTER-EXCHANGE SYSTEM**

00.00.00.0




INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	SYSTEMS DIAGRAM 00.00.00.0		A			X PRINT TO ENG. SPEC. NO.	
DESIGN	BCM						
DETAIL	ID 5-28-59						
CHECK	DRAW						
APPRO	CHECK						00.00.00.0



DWG. SIZE - B

## LOOKAHEAD UNIT


30.00.00.0



INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE	DEVELOPMENT NO.
NAME	SYSTEMS DIAGRAM	G24-59	A	/	/	X PRINT TO ENG. SPEC. NO.	7000.20.1
30.00.00.0							
DESIGN	MODEL						
DETAIL	GT 119-59						
CHECK	DRAW						
APPRO	CHECK						
							30.00.00.0

## LA DATA AND UPPER-LOWER BOUNDS REGISTERS


31.00.00.0



INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE X PRINT TO ENG. SPEC. NO.	DEVELOPMENT NO.
NAME	SYSTEMS DIAGRAM	3-2-59	A	/			7000.20.1
DESIGN	31.00.00.0	1-29-60	B				
DETAIL	GT F-19-59						31.00.00.0
CHECK		DRAW					
APPRO		CHECK					


# LA INSTRUCTION COUNTER AND IC. BUFFER

32.00.00.0



33.00.000

# L.A. INDICATOR REGISTERS



## LOOKAHEAD INDICATORS

NO.	ABB.	NAME
0	CMK	CONDITIONAL MACHINE CHECK (2 GATES IN)
2	IR	INSTRUCTION REJECT (5 GATES IN)
15	OP	OPERATION CODE INVALID
16	AD	ADDRESS INVALID
19	DS	DATA STORE (2 GATES IN)
20	DF	DATA FETCH (2 GATES IN)
21	IF	INSTRUCTION FETCH
38	XF	INDEX FLAG
48	XCZ	INDEX COUNT ZERO
49	XVLZ	INDEX VALUE LESS THAN ZERO
50	XVZ	INDEX VALUE ZERO
51	XVGZ	INDEX VALUE GREATER THAN ZERO
52	XL	INDEX LOW
53	XE	INDEX EQUAL
54	XH	INDEX HIGH

INTERNATIONAL BUSINESS MACHINES CORP.	
NAME	SYSTEMS DIAGRAM 33.00.000.0
DESIGN	3-2-59
DETAIL	GT 1-19-59
CHECK	DRAW
APPRO	CHECK

DATE	CHANGE NO.
3-2-59	A
DATE	CHANGE NO.
	/

NOTE:  
X PRINT TO ENG. SPEC. NO.

DEVELOPMENT NO.  
7000.20.1  
33.00.000.0


DWG. SIZE-C

## LOOKAHEAD INFORMATION TRANSFER CONTROLS


3500.000


38.35.00.0  
38.62.00.0

38.01.00.0



INTERNATIONAL BUSINESS MACHINES CORP.	DATE	CHARGE NO.	DATE	CHARGE NO.	NOTE	DEVELOPMENT NO.
SYSTEMS DIAGRAM 35.00.00.0	-	A			X PRINT TO ENG. SPEC. NO.	
DESIGN						
DETAIL						
CHECK						
APPRO						
						3500.000





INTERNATIONAL BUSINESS MACHINES CORP.		DATE	CHANGE NO.	DATE	CHANGE NO.	NOTE X PRINT TO ENG. SPEC. NO.	DEVELOPMENT NO.
NAME SYSTEMS DIAGRAM			A				
38.00.00.0		1-29-60	B				
DESIGN	JD	MODEL					
DETAIL	ID	629-59					
CHECK		DRAW					
APPRO		CHECK				38.00.00.0	

## Appendix II

	<b>Page</b>
Lookahead Loading Control Line Definition	1-2
Special Operand Field Formats	3
Operation Code Field Formats	4
Execution Unit State Definition	5
LA and PAU Test Trigger Logic	6

LOOKAHEAD LOADING LINE DEFINITION - CONTROL FUNCTIONS

2. W MEM.ACCEPT
  3. IF COMPARE!AUGI-FI
  4. IF COMPARE
  5. IF NO COMPARE,NO LAAR BUSY
  7. IF NO SINGLE ECC ERR + NO "ECC-CHK-LD-EI"
  8. IF NO "ECC-CHK-LD-EI"
  9. IF NO LAAR BUSY

LEVEL ACT 1-20-60 WCS PAGE A II-1

## LOOKAHEAD LOADING LINE DEFINITION - INFORMATION GATE IN TARGETS

۱۰

GATE IN INDICATORS		DF		DS		OPAD-F	
EN	IR	U	U	U	U	B	
U	U	DF	DF	DS	DS	OPAD-	
UBC	IR	BIT	BIT	BIT	BIT	IF-UXIR	
		BIT	BIT	BIT	BIT	BITS	
		GI	GI	GI	GI	GI	
		FR	FR	FR	FR	DIRFR	
		T	PAR	T	AL	AL	
		PAR	ERR	PAR	ARM	ARM	
		X	X	X	X	X	
		X	X	X	X	X	
		X	X	X	X	X	
		X	X	X	X	X	
							X
							X
							X
							X

卷之三

GATE IN OPERAND	NO. OF LINES	I BOX CONTROL AREA			
		LAL	E1	E2	
02473670	X	COND IR NOOP GT PAR	✓		
B B		TYPE I EN	✓	✓	
0202473670		TYPE II EN	✓	✓	
U. UNIPOLAR		TYPE III EN	✓	✓	
B. BIPOLAR		COND IC-FIELD	✓	✓	
CONTROL LINE		DATA LD GATE	✓	✓	
		DATA LD PAR	✓	✓	
		DATA LD GATE	✓	✓	
		DATA ECC	✓	✓	
		COND LADF FR	✓	✓	
		COND LADS FR	✓	✓	
		COND LA NOOP FR	✓	✓	
		COND ALARM	✓	✓	
		COND IP FR I PAR	✓	✓	
		COND CINI DCN FRI	✓	✓	
		COND PAR ERROR	✓	✓	
		COND CINI DCR I	✓	✓	
		COND PAR ERROR	✓	✓	
		COND OP & FRI PAR	✓	✓	
		COND ERROR	✓	✓	
		ECC CORRECT LOAD	✓	✓	

① IF NO "COND OP & FR I PAR ERR"  
 ⑤ IF NO COMPARE • NO LAAR BUSY  
 ⑥ IF NO IAUC Z  
 ⑦ IF NO SINGLE ECC. ERR +NO ECC.CHK.LD.EI  
 ⑨ IF NO IAUC Z

SPECIAL OPER AND FIELD FORMATS													
SAU		64		65		66		67		68		69	
INSTRUCTION		P	L	S	B	P	D	P	OFFSET	P	D	P	D
OF CODE		0	1	0	1	0	1	0	1	0	1	0	1
LEVEL		2	3	7	11	12	15	16	19	23	24	31	32

BRANCH ON	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P	P
BIT OP	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
CODE LEVEL	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

LEVEL A 10-27-59 MCs


## LOOKAHEAD OPERATION CODE FIELD FORMATS


LAOP TAG BIT									
CONNECT	C	C	C	C	OP CODE	1	1	1	
SAU INSTRUCTION OP CODE LEVEL	OFF 7	SIGN	BIN/DEC	OP CODE	1	1	1	1	
INTEGER	0	12	3	4	5	6	7	8	9
LAOPo									
BRANCH ON INDICATOR/ BIT OP CODE LEVEL	1	1	1	1	1	1	1	1	1
	LAOPo	CONDITIONAL INDICATORS	IF DS ADD	DS	OP CODE	1	1	1	1
	0	1	12	13	14	5	6	7	8
PAU INSTRUCTION									
	N/U	SIGN	3	4	5	6	7	8	9
	0	1	2	3	4	5	6	7	8
INPUT / OUTPUT OP CODE LEVEL									
	RANDOM	OPERATION CODE	1	0	0	0	0	0	0
	0	12	3	14	5	6	7	8	9
PSEUDO STORE LEVEL									
	LAOPo	XCS ADDR	LAOP 5-9	LAOP 5-9	LAOP 5-9	LAOP 5-9	LAOP 5-9	LAOP 5-9	LAOP 5-9
	0	1	2	3	4	5	6	7	8
ALL OTHER LEVELS									
	LAOPo	RANDOM	1	2	3	4	5	6	7
	0	1	12	13	14	5	6	7	8

LEVEL AB 1-20 - GO WCS

PAGE A II-4

EXECUTION UNIT STATES REQUIRED FOR PROGRAM  
INTERRUPT AND INSTRUCTION REJECT ABILITIES






### **Appendix III**

	<b>Page</b>
<b>Definition of Level Designation</b>	1
<b>PAU Loading Sequences</b>	2
<b>SAU Loading Sequences</b>	3-5
<b>Instruction Unit Loading Sequences</b>	6-7

LOOKAHEAD UNIT  
DEFINITION OF LEVEL DESIGNATION FOR



This octal digit, when designated as a 1 for the 1st level of SAU instructions implies only the presence of Op Code bit 9, since Op Code bits 7 & 8 are defined only by the particular SAU operation code buffered in this level.

octal digit, when designated as a 2 for the 1st level of PAU instructions implies only the presence of Op Code bit 8 and absence of Op Code bit 9, since Op Code bit 7 is defined only by the particular PAU operation code buffered at this level.

NOOP	- NO OPERATION BIT
WBC	- WORD BOUNDARY CROSSOVER
LAOP	- LOOKAHEAD OPERATION CODE
IC	- INSTRUCTION COUNTER BIT
INT	- INTERNAL OPERAND BIT
LC	- LEVEL CHECKED BIT
LF	- LEVEL FILLED OUT
PX	- PROGRESSIVE INDEXING

## LOOK AHEAD

## F. P. LOADING SEQUENCES

LOOK AHEAD	18	20	22	24	26	51	53	55	57	59	MNEMONIC	Supervisory Control			L. A. Loading Types			6th Level	
												WBC	PX	OPI	OP2	1st Level	2nd Level	3rd Level	
0	WVW	0	000	010	1						NO	EXT	XS	INT		2-010-1	2-013-1	2-017-3	I Non Store Operations
0		0	000	110	L														
0		0	010	010	K														
0		0	010	110	KR														
0		0	011	010	*														
0		0	011	110	/														
0		0	100	010	AU														
0		0	100	110	LWF														
0		0	110	010	KF														
0		0	110	110	KFR														
0		0	111	110	R/														
1		0	000	010	D/														
1		0	000	110	DL														
1		1	010	010	F/														
1		1	010	110	E/														
1		1	011	010	D*														
1		1	100	010	DAU														
1		1	100	110	DLWF														
1		1	110	010	SIF														
1		1	110	110	E / AI														
0	001	010	M/	NO	EXT	2-000-1	13-033-3												
0	101	010	AUM	XS	INT	2-003-1	"												
0						2-007-3	"												
1	001	010	LFT	NO	EXT	2-000-1	13-033-3												
1	011	110	D/	XS	INT	2-003-1	"												
1						2-007-3	"												
0	111	010	*4	NO	EXT	2-000-1	11-030-1												
0					XS	2-003-1	"												
0	001	110	ST	NO	EXT	2-013-3	"												
0	101	110	SRD	XS	INT	2-003-1	"												
1	001	110	SLO	XS	INT	2-003-1	"												
1	101	110	SRT	XS	INT	2-003-1	"												

PAGE A III-2  
LEVEL AB 10-27-59 WJW

## LOOK AHEAD

## VFL LOADING SEQUENCES

	18	20	22	24	26	51	53	55	57	59	MNEMONIC	WBC	PX	OP1	OP2	1st Level	2nd Level	3rd Level	4th Level	5th Level	6th Level	
	000	001				000	011	000	011	000	LCV	NO	NO	EXT	XS	1-003-1	"	05-030-1	05-033-1	05-037-3		*04-033-1 Becomes 06-033-1 If no-op Code.
	000	001				000	011	000	011	000	L	NO	YES	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		I - No Store Opn Possible
	000	001				010	001	010	011	010	C	NO	YES	EXT	XS	1-003-1	"	04-033-1*	"	"		
	000	001				010	001	010	011	010	KF	NO	YES	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	000	001				10	111	011	001	011	CT	YES	NO	EXT	EXT	1-043-1	03-020-1	07-030-1				
	000	001				010	011	010	011	010	CV	YES	NO	EXT	XS	1-003-1	"	07-033-1				
	000	001				100	001	000	001	000	AU	YES	EXT	XS	XS	03-023-1	07-030-1					
	000	001				100	101	001	001	000	LWF	YES	EXT	XS	XS	03-023-1	07-030-1					
	000	001				110	001	010	011	010	KF	YES	YES	EXT	EXT	03-027-3	07-030-1					
	000	001				110	011	010	011	010	KFE	YES	YES	EXT	XS	03-020-1	07-033-1					
	000	001				110	101	011	011	010	CT	YES	YES	EXT	XS	03-020-1	07-037-3					
	000	001				111	011	011	011	011	DCV	YES	YES	EXT	INT	03-023-1	07-020-1	04-033-1*				
	000	001				111	011	011	011	011		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	101	001	001	001	ST	NO	NO	EXT	XS	1-003-1	"	05-023-1	05-027-3			
	001	001				001	111	001	001	001	CM	NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				101	001	001	001	001	AUM	NO	YES	EXT	XS	03-023-1	17-023-3	04-033-1*				
	001	001				101	011	011	011	011	M / 1	NO	YES	EXT	XS	03-020-1	07-020-1					
	001	001				101	101	011	011	011	SRND	NO	YES	EXT	EXT	1-043-1	03-020-1	07-023-1				
	001	001				101	111	011	011	011	CM	NO	YES	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	011	001	011	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	101	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	111	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		
	001	001				001	001	001	001	001		NO	NO	EXT	XS	1-003-1	"	05-020-1	05-023-1	05-027-3		

LOOK AHEAD

VOL. I, PART ONE


PAGE A III-4  
LEVEL AB 10-27-59 WJW


## VFL LOADING SEQUENCES LOOK AHEAD



Name	Mnemonic	Form	OPND SNGE	EXT/S INT	1st Level	2nd Level	3rd Level	4th Level	Cycle
<b>I BOX LOADING SEQUENCES</b>									
Rename If Interpret or Nop	RNX	X	"	(Clear) LA (Pseudo) 02-033-1	00-023-1	33-063-3	63-033-1	ADD 1	TOP 1
Rename Normal	RNX	X	X	"	00-023-1	33-063-3	63-033-1	ADD 1	TOP 1
Swap	T	Swap	X	"	00-023-1	33-063-3	63-033-1	ADD 1	TOP 1
Transmit-				"	(Clear) LA (Pseudo) 02-033-1	00-023-1	33-063-3	63-033-1	ADD 1
Execute	EXIC			"	00-023-1	33-063-3	63-033-1	ADD 1	TOP 1
Branch Rel	B	BR	BB	"	63-033-1	"	"	"	I
Branch Details	BD	BD	BI	"	"	"	"	"	II
Count & Branch	SIC B	SIC BR	SIC BE	"	02-033-1	33-073-3	33-073-3	33-073-3	III
Count & Branch Test	SIC C	SIC CB	SIC CR	"	02-033-1	33-073-3	33-073-3	33-073-3	IV
Set Level Set Wait	SIC D	SIC BD	SIC BEW	"	02-033-1	33-073-3	33-073-3	33-073-3	V
Set Level Test	SIC E	SIC BE	SIC BI	"	02-033-1	33-073-3	33-073-3	33-073-3	VI
Set Level Test	SIC F	SIC BR	SIC BI	"	02-033-1	33-073-3	33-073-3	33-073-3	VII
No Opened	SIC G	SIC CB	SIC CR	"	02-033-1	33-073-3	33-073-3	33-073-3	VIII
2nd Level		BEW		"	00-033-1	(Clear) LA (Pseudo) 02-033-1	00-033-1	00-033-1	IX
2nd Level		BEW		"	00-033-1	(Clear) LA (Pseudo) 02-033-1	00-033-1	00-033-1	X
3rd Level		BEW		"	00-023-1	(Clear) LA (Pseudo) 02-033-1	00-023-1	00-023-1	XI

Page	Level Function Timing Charts
OA	IAUC Functions
OB	OCC Functions
OC	TBC-ABC Functions
30	SAD Instruction Levels
38	PAU Instruction Levels
39-54	Non-Arith. Instruction Levels
55-58	SCC Functions
59	Overlapped Lookahead Timing





LEVEL FUNCTIONS		VFL OP CODE LEVEL	INSTRUCTION REJECT OPERATION	HOUSECLEAN ACTION
COUNTER LEVEL DESIGN	NORMAL OPERATION	TIMING & INTERLOCKS	LEVEL DESIGN	LEVEL DESIGN
TBC	01-003 WBC 01-043 WBC	ADV EN SEQ → TBC AES LATE DEC EN → E-T TIMER M-TIMER SAU START GO TOB → DF DECODE GO OP CODE → E DECODE GO WBC → DF DECODE SI, SAU HSXPING 1ST CTC MEM	01-103 WBC 01-143 WBC OR 01-003 WBC 01-043 WBC INDOP MODE	ADVENTURE SEQ → ADV EN SEQ LATE DEC EN → LATE T-LA HSCLN MODE
				IF IRPT ON INM PREVIOUS INSTR, NORMAL OPER FOR TBC
ABC	01-003 WBC 01-043 WBC	ADV EN SEQ → AES E IND XFER M IND XFER GO ALL INDICATORS & IC GTR IND GCR IND LA DISABLE IRPT LINE T NOOP MODE MAR NEXT INSTR MAR MODE LA DISABLE IRPT LINE T SAU EN MEM.	01-103 WBC 01-103 WBC	ADVENTURE SEQ → ADV EN SEQ E IND XFER M IND XFER DEC GO ALL IND & IC DEC GTR IND DEC GCR IND LA DISABLE IRPT LINE T NOOP MODE MAR NEXT INSTR MAR MODE LA DISABLE IRPT LINE T SAU EN MEM.
				01ST VFL LEVEL 201ST FLP LEVEL 3) EA BUSY LEVEL 4) PSEUDO STORE 5) LEVEL SOMEONE OF THE ABOVE
SCC	xx-xx3	ADV EN SEQ → RESET LFLL	xx-xx3	A+B SAMPLE REFERENCE
				A+B SAMPLE REFERENCE
				A+B SAMPLE REFERENCE
				Page J
				LEVEL AB 10-27-59 WCS

VFL ONLY OPER AND INT IC		INSTRUCTION REJECT OPERATION		HOUSE CLEAN ACTION	
COUNTER	LEVEL DESIGN	NORMAL OPERATION	TIMING & INTERLOCKS	LEVEL DESIGN	TIMING & INTERLOCKS
TBC	05-033	ADV EN SEQ LATE DEC EN E-T TIMER DECODE GO TOB → C GI TOB → C VFL GO VFL HSKEEPING	05-133 05-033 NOOP MODE INTERLOCK A-T	ADV EN SEQ LATE DEC EN LATE	NO SPEC ACTION T-LA HSCLN MODE
					IF IRPT ON IMM PREVIOUS INSTR, NORMAL OPERATION FOR TBC WILL BE INHIBITED SINCE IT MUST LOOK FOR MAR MODE
ABC	05-033	ADV EN SEQ ADV EN SEQ E-IND XFER M-IND XFER	05-133 05-033 NOOP MODE DECODE GO ALL IND & IC GI-XR IND GI BUFF MAR MADE E-IND TEST M-NORM IND TEST SAU EN MEM	ADV EN SEQ E-IND XPER M-IND XFER DECODE GO ALL IND & IC GI-XR IND GI CNIDC GI→BUFF MAR MODE E-IND TEST M-NORM IND TEST RESET SAU EN MEM	ADV EN SEQ E-IND XPER M-HSCLN TIMER DECODE GO ALL IND & IC GI-XR IND GI CNIDC GI→BUFF MAR NEXT INSTR MAR MODE T-NOOP MODE RESET PAU MASTER TEST/SCRIPT E-IND TEST SAU EN MEM M-NOOP TEST RESET SAU EN MEM SAU INSTR REJ SAU HSKPING SAU NOT OPERATING
					(IRPT+PS INT+BR REC) INH LOAD
SCC	XX-XX3	ADV EN SEQ A+B SAMPLE REFERENCE	XX-XX3 RESET LF4	XX-XX3	A+B SAMPLE REFERENCE
					LEVEL AB 1-20-60 WCS

VFL ONLY OPERAND INT IC		INSTRUCTION REJECT OPERATION		HOUSECLEAN ACTION	
COUNTER	LEVEL DESG	LEVEL DESG	LEVEL DESG	LEVEL DESG	LEVEL DESG
TBC	05-037	ADV EN SEQ	ADV EN SEQ	EA BUSY LEVEL	ADV EN SEQ
		LATE DECODE ENABLE	LDE NOOP MODE	LATE DEC ENABLE	LATE T-LA HSCLN MODE
ABC	05-037	ADV EN SEQ	ADV EN SEQ	EA BUSY LEV	ADV EN SEQ AES
		E- IND XFER	05-137	E- IND XFER	E- IND XFER
		M- IND XFER	05-037	M- IND XFER	M- HSCLN TIMER
		DECODE GO ALL IND & IC	NOOP MODE	DEC GO ALL IND & IC	DEC GO ALL IND & IC
		GI XR IND		GI XR IND	GI CNIDC IND
		GI → BUFF		GI CNIDC	RESET EA BUSY
		MAR MODE			SET NOOP
		SAU EN MEM		MAR NEXT IN STR	LA DISABLE IRPT LINE
		EE-A TIMER		MAR MODE	T-LA HSCLN MODE
		E-A TIMER		NOOP MODE	IRPT+PS INT+ BR REC IN H LOAD
		M-A TIMER		RESET PAU MASTER TESTS CMP1	
		GO INT REG		RESET EA BUSY	
		GI → C		SAU INSTR REJ	
		CHK DATA OR		SAU HSKPING	
		CHK DATA SAU GO		SAU NOT OPERATING	
		RESET EA BUSY		E-IND TEST	
		SAU HSKPING		M- NOOP	
		E-IND TEST		ROT SAU ENMEM TEST	
		M- NORM IND TEST		SET NOOP1	
		RESET SAU EN MEM		A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE
SCC	XX-XX3	ADV EN SEQ	XX-XX3	ADV EN	LEVEL AB L70-GO WCS
				RESET LFI	Page 3
		A+B SAMPLE REFERENCE			

COUNTER		VFL ONLY OPERAND INT IC		INSTRUCTION REJECT OPERATION		HOUSE CLEAN ACTION	
COUNTER	LEVEL DESG	NORMAL OPERATION TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS	
TBC	05-023	ADV EN SEQ ADV EN  LATE DEC EN LATE E-TIMER N-T TIMER GO ToB → C GT ToB → C SAU GO SAU HSKPING	05-123 05-023 NOOP MODE	ADV EN SEQ  LATE DEC EN LATE	NO SPEC ACTION	ADV EN SEQ  IF IRPT ON IMM PREVIOUS INST NORMAL OPERATION FOR TBC WILL BE JNH D SINCE IT WILL LOOK FOR MAR MODE T-LAHSCLN MOOE	NO SPEC ACTION
ABC	05-023	ADV EN SEQ ADV EN  E-IND XFER M-IND XFER GO ALL IND & IC DECODE GI XR IND MAR MODE	05-123 05-023 NOOP MODE	ADV EN SEQ  E-IND XFER M-IND XFER GO ALL IND & IC DEC GI XR IND GI CNDC IND MAR MODE	ADV EN SEQ  E-HSCLN TIMER M-HSCLN TIMER DEC GO ALL INDIC GI CNDC IND LA DISABLE IRPT LINE T-LAHSCLN MODE (IRPT & PS INT & BR REC) NH LOAD SAU INSTR REJ SAU HSKPING SAU NOT OPERATING	ADV EN SEQ  E-HSCLN TIMER M-HSCLN TIMER DEC GO ALL INDIC GI CNDC IND LA DISABLE IRPT LINE T-LAHSCLN MODE (IRPT & PS INT & BR REC) NH LOAD SAU INSTR REJ SAU HSKPING SAU NOT OPERATING	ADV EN SEQ  E-HSCLN TIMER M-HSCLN TIMER DEC GO ALL INDIC GI CNDC IND LA DISABLE IRPT LINE T-LAHSCLN MODE (IRPT & PS INT & BR REC) NH LOAD SAU INSTR REJ SAU HSKPING SAU NOT OPERATING
SCC	XX-XX3	ADV EN SEQ ADV EN  RESET LFL	XX-XX3				A+B SAMPLE REFERENCE
							A+B SAMPLE REFERENCE

LEVEL AA 10-27-59 WCS

Page 4

### VFL ONLY OPERAND INT TC

NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSEKEEPING ACTION	
COUNTER LEVEL/DESIGN	TIMING & INTERLOCKS	LEVEL DISG	TIMING & INTERLOCKS	LEVEL	TIMING & INTERLOCK
TBC 05-027	ADV EN SEQ	AES 05-027 NOOP MODE	ADV EN SEQ 05-027 NOOP MODE	EA BUSY LEVEL	ADV EN SEQ T-LA HSCLN MODE
ABC 05-027	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC DECODE MAR MODE EE-A TIMER GI-IND EA-TIMER M-A TIMER GO INT REG CHX DATA OR CHR DATA SAU GO RESET EA BUSY SAU HSKPING	AES 05-027 NOOP MODE	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC GI-XR IND GI-CNIIC MAR MODE NOOP MODE RESET EA BUSY SAU INSTR REJ SET NOOP! SAU HSKPING   SAU NOT OPERATING	EA BUSY LEV	ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER GO ALL IND & IC GI-CNIIC IND RESET EA BUSY SET NOOP & LA DISABLE IRPT LINE T-LA HSCLN MODE IRPT+PS INT+BR REC INH LOAD
SCC	xx-xx's	xx-xx's	xx-xx's		

A+B SAMPLE REFERENCE  
A+B SAMPLE REFERENCE

A+B SAMPLE REFERENCE  
LEVEL AC 1-20-GO MCS Page 5

VFL	IST	OPERAND	INT	INSTRUCTION	REJECT	ACTION	HOUSE CLEAN	ACTION
COUNTER	LEVEL DESIGN	NORMAL OPERATION	TIMING & INTERLOCKS	LEVEL DESIGN	TIMING & INTERLOCKS			
TBC	03-023	ADV EN SEQ	ADV EN SEQ	03-123 03-023 NOOP MODE	ADV EN SEQ	ADV EN SEQ	NO SPEC ACTION	ADVENT SEQ
		LATE DECEN	LDE		LATE DECEN	LATE		T-LA HSCLN MODE
		E-T TIMER						IF IRPT ON IMM PREVIOUS INST NORMAL OPERATION FOR TBC WILL BE INHS SINCE IT MUST LOOK FOR MAR MODE
		M-T TIMER						
		GO TOB-PC						
		GI TOB-PC						
ABC	03-023	ADV EN SEQ	ADV EN	03-123 03-023 NOOP MODE	ADV EN SEQ	ADV EN SEQ	ADVENT SEQ	ADVENT SEQ
		E-IND XFER			E-IND XFER		E-HSCLN TIMER	
		M-IND XFER			M-IND XFER		M-HSCLN TIMER	
		GO ALL IND & IC			GO ALL IND & IC		GO ALL IND & IC	
		GI TR IND			GI TR IND		GI CNIDC	
		MAR MODE			MAR MODE		MAR MODE	
					NOOP MODE		NOOP MODE	
					SAL INSTR REQ		SAL INSTR REQ	
					SAU HSKPING		SAU NOT OPERATING	
SCC	xx-xx3	ADV EN SEQ	ADV EN SEQ	xx-xx3	RESET LF4			
		A+B SAMPLE REFERENCE			A+B SAMPLE REFERENCE		A+B SAMPLE REFERENCE	
								LEVEL AC 1-20-60 WCS 8906

### VFL 1ST OPERAND INT

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSECLEAN ACTION
	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS	
TBC	03-027	ADV EN SEQ LATE DEC EN	AES 03-027 LDE NOOP MODE	ADV EN SEQ LATE DEC EN LATE	EA BUSY LEVEL T-LA HSCLN MODE
ABC	03-027	ADV EN SEQ E-IND XFER M-IND XFER DECODE GO ALL IND & IC GI-XRD IND MAR MODE	AES 03-027 NOOP MODE DEC GI-XRD EE-ATIMER E-ATIMER M-A-TIMER GO INT REG GI-DIC CHK DATA OR CHK DATA RESET EA BUSY	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC GI-XRD IND MAR MODE NOOP MODE RESET EA BUSY SAU INSTR REJ SET NOOP SAU HSKPING SAU NOT OPERATING	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC GI-XRD IND MAR MODE NOOP MODE RESET EA BUSY SAU INSTR REJ SET NOOP LA DISABLE IRPT LINE T-LA HSCLN MODE (IRPT-PS INT-BR REC) INH LOAD
SCC	xx-xx3	ADV EN SEQ	ADV EN RESET LF4	xx-xx3	
					A+B SAMPLE REFERENCE
					A+B SAMPLE REFERENCE
					LEVEL AA 10-27-59 WCS Page 7

## VFL 2ND OPER AND INT IC

COUNTER		NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSECLEAN ACTION	
		LEVEL DESIG TIMING & INTERLOCKS		LEVEL DESIG TIMING & INTERLOCKS		LEVEL DESIG TIMING & INTERLOCKS	
TBC	07-037	ADV EN SEQ.	AES	07-137 ADV EN SEQ.	07-037 LATE DEC EN NOOP MODE	EA BUSY LEVEL	EA BUSY LEVEL
ABC	07-037	ADV EN SEQ. E-IND XFER M-IND XFER GO ALL IND & IC	AES	07-137 07-037 NOOP MODE	ADV EN SEQ. E-IND XFER M-IND XFER GO ALL IND & IC	EA BUSY LEV	EA BUSY LEV
SCC	XX-XX3	ADV EN SEQ. E-IND TEST M-NORMAL IND TEST RESET SAU EN MEM		xx-xx3 ADV EN SEQ. RESET EA BUSY E-IND TEST M-NORMAL IND TEST RESET SAU EN MEM			A+B SAMPLE REFERENCE
							A+B SAMPLE REFERENCE
							LEVEL AB - 1-ZO-GO WCS

Page 9

# VFL 2ND OPER AND INT IC

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSEKEEPING ACTION	
	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKERS	LEVEL DESIG	TIMING & INTERLOCKS
TBC	07-023	ADV EN SEQ LATE DEC EN E-T TIMER GO TOB-DP DECODE GT-D SAU GO SAU HSKPING	07-123 07-023 NOOP MODE	ADV EN SEQ LATE DEC EN LATE	NO SPEC ACTION	ADV EN SEQ T-LA HSCLN MODE
ABC	07-023	ADV EN SEQ E-IND XFER M-IND XFER DECODE GO ALL IND & IC GI X/R IND MAR MODE	07-123 07-023 NOOP MODE	ADV EN SEQ E-IND XFER M-IND XFER DEC GO ALL IND & IC GI X/R IND GI CNIDC MAR MODE --- NOOP MODE --- SAU INSTR REJ SAU HSKPING SAU NOT OPER	NO SPEC ACTION	ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER DEC GO ALL IND & IC GI CNIDC IND LA DISABLE IRPT LINE T-LA HSCLN MODE (IRPT & PS INT & BRREC) INH LOAD
SCC	xx-xx3	ADV EN SEQ RESET LF:	xx-xx3			A+B SAMPLE REFERENCE
						A+B SAMPLE REFERENCE
						LEVEL AA 10-27-59 WCS
						P29-10

VFL 2ND OPERAND INT IC		INSTRUCTION REJECT ACTION		HOUSECLEAN ACTION	
COUNTER	NORMAL OPERATION	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS
TBC	07-027 ADV EN SEQ LATE DEC EN	07-127 OT-027 NOOP MODE	ADV EN SEQ. ADV EN SEQ	ADV EN SEQ. EA BUSY LEVEL	LEVEL DESIG EA BUSY LEVEL T-LA HSCLN MODE
ABC	07-027 ADV EN SEQ E-IND XFER	07-127 OT-027 NOOP MODE	ADV EN SEQ. E-IND XFER M-IND XFER	ADV EN SEQ. EA BUSY LEV	ADV EN SEQ ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER
			DEC GO ALL IND & IC DECODE GI XR IND		DEC GO ALL IND & IC GI CNIDC IND
			MAR MODE EE-A-TIMER E-A-TIMER		RESET EA BUSY SET NOOPL
			MTA TIMER GO INT REG CHK DATA CHK DATA GI-D RESET EA BUST SAU GO		LA DISABLE IRPT LINE T-LA HSCLN MODE (RPT+PS INT+BR REC)NH LOAD
			SAU HSKPING		SAU NOT OPERATING
SCC	XX-XX3 ADV EN SEQ	XX-XX3 ADV EN SEQ			
					A+B SAMPLE REFERENCE
					LEVELAB 10-27-59 WCS Page 11

VFL STORE CTC		INSTRUCTION REJECT ACTION		HOUSECLEAN ACTION	
COUNTER	NORMAL OPERATION	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS	LEVELDES G TIMING & INTERLOCKS
TBC	17-033	ADV EN SEQ LATE DEC EN	ADV EN SEQ LATE	17-033 NOOP MODE	EA BUSY LEVEL ADV EN SEQ T-LA HSCLN MODE
ABC	17-033	ADV EN SEQ E-IND XFER M-IND XFER DECODE GO ALL IND & IC GI → BUFF GI XR IND MAR MODE LST CYC ST MEM SAU LST CYC ST A EE-A-TIMER M-A-TIMER	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC GI → XR IND GI CNIDC GT → BUFF MAR NEXT IN STR MAR MODE NOOP MODE EE-A-TIMER M-A-TIMER	17-033 NOOP MODE	EA BUSY LEV ADV EN SEQ AES E-HSCLN TIMER M-HSCLN TIMER DEC GO ALL IND & IC GICNIDC IND RESET EA BUSY SET NOOP LA DISABLE FRPT LINE T-LA HSCLN MODE IROT + PS INT + BR. RECJNH LOAD
INT LAAR	INT LAAR	GO C CHK ST DATA RESET ST TST RST PAU ST TST RESET LF1 RESET EA BSY E-JR TIMER (IF ADDR1) GI INT M-JR TIMER GI A + B (IF ADDR8+9) E-IND TEST RESET SAU EN MEM M-NORM TEST	GI PLA RESET ST TST RST PAU ST TST RESET LF1 RESET EA BSY E-JR TIMER (IF ADDR1) GI INT M-JR TIMER GI A + B (IF ADDR8+9) E-IND TEST RESET SAU EN MEM M-NORM TEST	INT LAAR	SET NOOP E-IND TEST M-NOOP RESET SAU EN MEM
SCC INT LAAR	XX-XX3	ADV EN SEQ	RESET LF1	XX-XX3	XX-XX3
EXT LAAR XS LAAR	17-032	SEE P.55	A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE

# VFL STORE C IC

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		LEVEL DESIG	HOUSECLEAN	ACTION	
	EVEL DESIG	TIMING & INTERLOCKS	EVEL DESIG	TIMING & INTERLOCKS				
TBC	17-023	ADV EN SEQ LATE DEC EN	ADV EN SEQ NOOP MODE	17-023 LATE DEC EN	EA BUSY LEVEL	ADV EN SEQ	EA BUSY LEVEL	
ABC	17-023	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC G1XR IND MAR MODE MEM LST CYC STD A EE-A TIMER M-A TIMER GO C CH ST DATA INT LAAR INT LAAR	ADV EN SEQ NOOP MODE DEC MAR MODE NOOP MODE RESET EA BUSY SET NOOPL RESET EA BUSY SET NOOPL RESET ST TEST RST PAU ST TEST RESET LFL RESET EA BUSY E-JR TIMER GIINT M-JR TIMER GI A+B(IF ADDR B=9) IF BB, ONE OF 3 RESPONSES SET Q LST CYC ST (SEE P-26)	17-023 LATE DEC EN	EA BUSY LEVEL	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC G1XR IND G1CNIDC MAR MODE NOOP MODE RESET EA BUSY SET NOOPL LA DISABLE TRPT LINE T-LA HSCLN MODE (IRPT+PS INT+BR REC)INH LOAD	EA BUSY LEVEL	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC G1CNIDC IND RESET EA BUSY SET NOOPL LA DISABLE TRPT LINE T-LA HSCLN MODE (IRPT+PS INT+BR REC)INH LOAD
SCC INT LAAR EXT LAAR XS LAAR	XX-XX3 17-022 SEE PAGE 55	ADV EN SEQ RESET LFL XX-XX3	A+B SAMPLE REFERENCE	XX-XX3	A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE	LEVEL AB 1-29-60 WGS	

VFL STORE D IC		INSTRUCTION REJECT ACTION		HOUSE CLEAN ACTION	
COUNTER	LEVEL DESIGN	TIMING & INTERLOCKS	LEVEL DESIGN	LEVEL DESIGN	LEVEL DESIGN
TBC	23-033	ADV EN SEQ	ADV EN SEQ	EA BUSY	ADV EN SEQ
		LATE DECODE EN	LATE DECEN	LATE DEC EN	T-LA HSCLN MODE
ABC	23-033	ADV EN SEQ E-IND XFER	ADV EN SEQ M-IND XFER	EA BUSY LEV	ADV EN SEQ E-HSCLN TIMER
		DECODE	GO ALL IND & IC		M-HSCLN TIMER
			GI-XTR IND		DEC GO ALL IND & IC
			GI-BUFF		GI-CNDC IND
		MAR MODE	MAR MODE		RESET EA BUSY
		LST CYC ST MEM			
		EE-A-TIMER		SET NOOPL	
			E-A-TIMER		
			M-A-TIMER		
			GO D		
			CK ST DATA		
			RESET ST TEST		
			RST PAUST TEST		
			RESET LFL		
			RESET EA BUSY E-RTIMER		
			GI INT M-RTIMER		
			GI A+B((IF ADDR B+9))		
			E-IND TEST		
			M-NORM TEST		
			RESET SAU EN MEM		
			INT LAAR		
			INT LAAR		
SCC	XX-XX3				XX-XX3
INT LAAR		ADV EN SEQ			
EXT LAAR	23-032	A+B SAMPLE REFERENCE	RESET LFL		A+B SAMPLE REFERENCE
IND LAAR		SEE P. 55			

# VFL STORE D TC

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSECLEAN ACTION	
	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS
TBC	23-023	ADV EN SEQ LATE DEC EN	ADV EN SEQ LATE DEC	23-023 NOOP MODE	ADV EN SEQ LATE DEC EN	ADV EN SEQ T-LA HSCLN MODE
ABC	23-023	ADV EN SEQ E-IND XFER M-IND XFER	ADV EN SEQ GO ALL IND IC	23-023 NOOP MODE	ADV EN SEQ E-IND XFER M-IND XFER	ADV EN SEQ E-HSCLN TIMER
		DECODE - GO ALL IND IC GI XR IND MAR MODE LAST CYC STORE MEM	DEC GO ALL IND IC GI XR IND GI FN IPC MAR MODE		DECODE - GO ALL IND IC GI CN IDC MAR MODE	M-HSCLN TIMER GO ALL IND IC DEC GI CN IDC RESET EA BUSY
		E-E-TIMER M-ATIMER GOD	EE-E-TIMER M-ATIMER GOD		NOOP MODE RESET EA BUSY SET NOOP1	SET NOOP1 LA DISABLE TRPT LINE T-LA HSCLN MODE KRT+PS INT+BR REC INH LOAD
		CHK ST DATA G1-LA	INT LAAR RESET ST TEST			
			RESET PAUST TEST RESET LFL RESET EA BUSY E-FIR TIMER (IF ADDR#) GLINT M-FIR TIMER G1 A+F (IF ADDR#+9)			
SCC	XX-XX3	ADV EN SEQ	XX-XX3			
INT LAAR		RESET LFL				
EXT LAAR XS LAAR	23-022	SEE P. 55				
		A+B SAMPLE REFERENCE				
						A+B SAMPLE REFERENCE
						LEVEL AB I-29-60 WCS
						Page 15

### VFL STORE BUS IC NORMAL TERMINATION

NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSEKEEPING ACTION	
COUNTER	LEVELDESIG	LEVELDESIG	TIMING INTERLOCKS	LEVEL DESIG	LEVEL DESIG TIMING & INTERLOCKS
TEC	21-033	ADV EN SEQ ADV EN SEQ	21-033 NOOP MODE	ADV EN SEQ ADV EN SEQ	EA BUSY LEVEL
		LATE DEC EN LATE DEC EN	LATE DEC EN LATE	LATE DEC EN LATE	T-LA HSCLN MODE
ABC	21-033	ADV EN SEQ ADV EN SEQ	21-033 NOOP MODE	ADV EN SEQ ADV EN SEQ	EA BUSY LEVEL
		E-IND XFER M-IND XFER	M-IND XFER	E-IND XFER M-HSCLN TIMER	M-HSCLN TIMER
		GO ALL IND & IC	GO ALL IND & IC	GO ALL IND & IC	SO ALL IND & IC
		DECODE GI-XR IND	GI-XR IND	GI-XR IND	GI-XR IND
		GI->BUFF	GI->BUFF	GI->BUFF	RESET EA BUSY
		MAR MODE	MAR MODE	MAR MODE	SET NOOP
		INT CYC MEM	INT CYC MEM	MAR NEXT INSTR	LA DISABLE IRPT LINE
		STORE E-A-TIMER	E-A-TIMER	MAR MODE	T-LA HSCLN MODE
		M-A-TIMER	M-A-TIMER	NOOP MODE	(IRPT+PS INT+BR REC)INH LOAD
		UNLATCH BUS	UNLATCH BUS	RESET PAU MASTER TESTS CANT	
		SI LA	SI LA	RESET EA BUSY	
		RESET ST TEST	RESET ST TEST	SET NOOP	
		E-IND TEST	E-IND TEST	E-IND TEST	
		PAU ST TEST	E-I-R TIMER (IF ADDR 11)	RESET SAU EN MEM	
		RESET ST TEST	STEA COUNT	E-NOP TEST	
		E-IND TEST	WEIR TIMER	RESET SAU EN MEM	
		M-NORM TEST	GI-A+B (IF ADDR 8+9)		
		RESET SAU EN MEM			
		ADV EN SEQ	RESET LF		
SCC INT LAAR XX-XX-3					A+B SAMPLE REFERENCE
EXT LAAR 21-032	SEE P. 55				A+B SAMPLE REFERENCE
		A+B SAMPLE REFERENCE			A+B SAMPLE REFERENCE
					LEVEL AB 129-60 WCS
					Page 16

VFL STORE BUS IC NO STORE DUE TO DZ

COUNTER	NORMAL OPERATION		INSTRUCTION	REJECT	ACTION	HOUSECLEAN	ACTION
	LEVEL DESG	TIMING & INTERLOCKS					
TBC 21-033	ADV EN SEQ	TBC DEC ADV REGARDLESS OF NOOB NOOP MODE	21-033 ADV EN SEQ	ADV EN SEQ	EA BUSY LEVEL	ADV EN SEQ	ADV EN SEQ & INTERLOCKS
	LATE LATE DEC EN		LATE DEC EN	LATE INTERLOCK A-T		T-LA HSCLN MODE	
ABC 21-033	ADV EN SEQ	ADV EN SEQ	ADV EN SEQ	ADV EN SEQ	EA BUSY LEVEL	ADV EN SEQ	ADV EN SEQ & E-HSCLN TIMER
	E-IND XFER	M-IND XFER	E-IND XFER	M-IND XFER			M-HSCLN TIMER
	DECODE GOALL IND & IC	GI XR IND	DEC GOALL IND & IC	GI XR IND		DEC GOALL IND & IC	
	GI → BUFF	GI CNIDC	GI → BUFF	GI CNIDC		GI CNIDC IND	
	MAR MODE	MEM	MAR MODE	MAR MODE	MAR NEXT INSTR	RESET EA BUSY	
	THIS STORE INHD	M-A-TIMER	NOOP MODE	NOOP MODE	MAR MODE	SET NOOP	
	M-A-TIMER	RESET EA BUSY	NOOP MODE	NOOP MODE	NOOP MODE	RESET PAUMASTER TESTS CMPT	
	E-IND TEST	E-IND TEST	E-IND TEST	E-IND TEST	E-IND TEST	RESET EA BUSY	
	M-NORM TEST	NOOP1	M-NORM TEST	NOOP1	NOOP1	SET NOOP	
	RESET SAU	RESET SAU	RESET SAU	RESET SAU	RESET SAU	E-IND TEST	
	EN MEM	EN MEM	EN MEM	EN MEM	EN MEM	M-NOOP TEST	
SCC XX-XX3	ADV EN SEQ	ADV EN SEQ	XX-XX3	RESET LFI		XX-XX3	
							A+B SAMPLE REFERENCE
							A+B SAMPLE REFERENCE

VFL STORE BUS IC NORMAL TERMINATION

COUNTER	LEVEL DESIG	NORMAL OPERATION	INSTRUCTION		REJECT ACTION	ACTION
			TIMING	INTERLOCKS		
TBC	21-023	ADV EN SEQ ADV EN SEQ	21-023 NOOP MODE	ADV EN SEQ ADV EN SEQ	EA BUSY LEVEL	HOUSECLEAN LEVEL DESIGN TIMING & INTERLOCKS ADV EN SEQ
		LATE LATE DEC EN DEC EN	LATE DC LATE DEC EN EN			T-LA HSCLN MODE
ABC	21-023	ADV EN SEQ ADV EN SEQ	21-023 NOOP MODE	ADV EN SEQ ADV EN SEQ E- IND XFER M- IND XFER GO ALL IND & IC DECODE GI XR IND MAR MODE MEM LAST CYC STORE E-A TIMER M-A TIMER UNLATCH BUS GI-LA RESET ST TEST INT LAAR RST PAU ST RESET LFI INT LAAR TST E -IR TIMER(IF ADDR) RESET EA BUSY GI INT M-JR TIMER GI-D-A+B(IF ADDR B+)	EA BUSY LEVEL	ADV EN SEQ ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER GO ALL IND & IC GI CNIDC IND RESET EA BUSY SET NOOPL LA DISABLE IRPT LINE T-LA HSCLN MODE (IRPT+ PS INT+ BR REC) INH LOAD
SCC	XX-XX3	ADV EN SEQ	XX-XX3			A+B SAMPLE REFERENCE
INT LAAR			RESET LFI			
EXT LAAR	21-022	SEE P 55				
XS LAAR						
						A+B SAMPLE REFERENCE

LEVEL AB 1-29-60 WGS

Page 5/8

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSECLEAN ACTION	
	LEVEL DESIGN	TIMING & INTERLOCKS	LEVEL DESIGN	TIMING & INTERLOCKS	LEVEL DESIGN	TIMING & INTERLOCKS
TBC	21-023	ADV EN SEQ LDE TBC DEC ADV INDEPENDENT OF NOOPL	21-023 NOOP MODE	ADV EN SEQ LDE LATE DEC EN	EA BUSY LEV T-LA HSCLN MODE	ADV EN SEQ EA BUSY LEVEL T-LA HSCLN MODE
ABC	21-023	ADV EN SEQ E-IND-XFER M-IND-XFER DECODE GO ALL IND & IC GT XR IND MAR MODE THIS STD IN HD MEM	21-C23 NOOP MODE	ADV EN SEQ E-IND-XFER M-IND-XFER DEC GO ALL IND & IC GT XR IND GT CNIDC MAR MODE	EA BUSY LEVEL SET NOOPL LA DISABLE TRPT LINE T-LA HSCLN MODE IRPT+PS INT+BR REC INH LOAD	ADV EN SEQ EA BUSY LEVEL SET NOOPL LA DISABLE TRPT LINE T-LA HSCLN MODE IRPT+PS INT+BR REC INH LOAD
SCC	XX-XX3	ADV EN SEQ AES RESET IFL	XX-XX3		XX-XX3	

A+B SAMPLE REFERENCE

A+B SAMPLE REFERENCE

A+B SAMPLE REFERENCE

LEVEL AB: 10-27-59 WCS Rev 19 Lee

VFL MPYC OPER AND IC

COUNTER	LEVEL DESG	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSE CLEAN	ACTION
		TIMING & INTERLOCKS		TIMING & INTERLOCKS			
TBC	15-033	ADV EN SEQ	ADV EN SEQ	15-133 NOOP MODE	ADV EN SEQ	NO SPEC ACTION	INTERLOCKS
		LATE DEC EN DECODE GO TOB-DC SAURDY FOR MEM MPYC OPND E-T TIMER GI → DF NO VFL WAIT FOR OPER AND GI ↑ES-D CHKR		LATE DEC EN INTERLOCK ACT T-LA HSCLN MODE		ADV EN SEQ	
ABC	15-033	ADV EN SEQ	ADV EN SEQ	15-133 NOOP MODE	ADV EN SEQ	NO SPEC ACTION	
		E-IND XFER M-IND XFER GO ALL IND & IC DECODE GI ↑XFR IND GI ↑ BUFF MAR MODE RESET SAU EN MEM		E-IND XFER M-IND XFER GO ALL IND & IC GI ↑XFR IND GI ↑ BUFF MAR MODE -- NOOP MODE -- RESET PAUNMASTER TEST CAPT SAU INSTR REJ VFL NOT OPER E-IND TEST M-NOOP EN MEM	ADV EN SEQ	ADV EN SEQ	
	xx-xx3	ADV EN SEQ	AES	xx-xx3	xx-xx3		

LEVEL AC 1-29-60 WKS PAGE 20

卷之三

# VFL MPYC OPERAND IC

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		INTERRUPT ACTION	
	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS
TBC	15-023	ADV EN SEQ LATE DEC EN DEC GO TOB → C SAU READY FOR MPYC MEM OPER AND E-T TIMER GI-C NO SAU WAIT FOR OPERAND GIRES→CHKR	15-123 NOOP MODE	ADV EN SEQ LATE DEC EN DEC EN	NO SPEC ACTION	ADV EN SEQ T-LA HSCLN MODE
ABC	15-023	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC DECODE GI-XIND MAR MODE	15-123 NOOP MODE	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC DEC GI-XIND GICNIPC MAR MODE NOOP MODE	NO SPEC ACTION	ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER GO ALL IND & IC GI-XIND IND LA DISABLE IRPT LINE T-LA HSCLN MODE (IRPT & PS INT & BREQS) INH LOAD SAU NOT OPERATING
SEE	XX-XX3	ADV EN SEQ RESET LFL	XX-XX3		A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE

LEVEL AA 10-27-59 WCS

Pg 9 of 21

NORMAL CODE FOR VFL PX LEVEL					
COUNTER	NORMAL OPERATION	INSTRUCTION REJECT ACTION	INTERRUPT ACTION		
TBC	LEVEL DESG 04-033 <u>LATE DEC EN</u>	LEVEL DESG 04-033 <u>NOOP MODE</u>	LEVEL DESG 04-033 <u>NOOP MODE</u>	LEVEL DESG AES <u>INTERLOCK A-T</u>	
ABC	ADV EN SEQ E-IND XFER <u>M-IND XFER</u>	ADV EN SEQ E-IND XFER <u>GO ALL IND &amp; IC</u>	ADV EN SEQ E-IND XFER <u>M-IND XFER</u>	PSEUDO STORE	LEVEL DESG AES <u>INTERLOCK A-T</u>
	DECODE GI XR IND	DECODE GI XR IND	DEC GI XR IND	DEC GI CNIDC GI BUFF MAR MODE	LEVEL DESG AES <u>INTERLOCK A-T</u>
	GI → BUFF	GI → BUFF	GI BUFF	GI BUFF MAR MODE	LEVEL DESG AES <u>INTERLOCK A-T</u>
	LSI CYC ST MEM	LSI CYC ST MEM	LSI CYC ST MEM	LSI CYC ST MEM	LEVEL DESG AES <u>INTERLOCK A-T</u>
	MAR MODE	MAR MODE	MAR MODE	MAR MODE	LEVEL DESG AES <u>INTERLOCK A-T</u>
	E-IND TEST	E-IND TEST	E-IND TEST	E-IND TEST	LEVEL DESG AES <u>INTERLOCK A-T</u>
	M-NORM TEST	M-NORM TEST	M-NORM TEST	M-NORM TEST	LEVEL DESG AES <u>INTERLOCK A-T</u>
	RESET SAU EN MEM	RESET SAU EN MEM	RESET SAU EN MEM	RESET SAU EN MEM	LEVEL DESG AES <u>INTERLOCK A-T</u>
SSC	XX-XX3	ADV EN SEQ	04-032	SEE P. 58	04-032 SEE P. 58
		RESET LFL			
					A+B SAMPLE REFERENCE
					A+B SAMPLE REFERENCE
					LEVEL AB 129-60 WCS
					Page 22

## NOOP CODE FOR VFL PX LEVEL

COUNTER	NORMAL OPERATION	INSTRUCTION REJECT ACTION		HOUSE CLEAN ACTIONS	
		LEVELDESIG	TIMING & INTERLOCKS	LEVELDESIG	TIMING & INTERLOCKS
TBC	06-033 ADV EN SEQ LATE DEC ENABLE	04-033 NOOP MODE	ADV EN SEQ LATE DEC EN INTERLOCK A-T	ADV EN SEQ PSEUDO STORE	ADV EN SEQ T-LA-HSCLN MODE
ABC	06-033 ADV EN SEQ E-IND XFER M-IND XFER	04-033 NOOP MODE	ADV EN SEQ E-IND XFER M-IND XFER	ADV EN SEQ PSEUDO STORE	ADV EN SEQ E-HSCLN TIMER
	DEL GO ALL IND E IC GIXR IND GICNDC GI->BUFF LST CYC MEM MAR MODE		DEC GO ALL IND E TC GIXR IND GICNDC GI->BUFF MAR NEXT INSTR. MAR MODE	DEC GO ALL IND E IC GIXR IND GICNDC GI->BUFF MAR LOAD T-IRPT INH LOAD TA-LA HSCLN MODE	DEC GO ALL IND E IC G1 CNDC IND RESET LF 2 LA DISABLE IRPT LINE T-IRPT INH LOAD TA-LA HSCLN MODE
	SET PS INT INH LOAD RESET FA		NOOP MODE	RESET PAUMASTER TESTS CMPT SET PS INT INH LOAD RESET LF	
	I BOX HSCLN REQ T-LA-HSCLN RST I REQ LA HSCLN REQ E-IND-TEST M-NORMAL TEST RESET SAUEN MEM			I BOX HSCLN REQ T-LA-HSCLN MODE RST I REQ LA HSCLN REQ E-IND TEST M-NOOP TEST RESET SAUEN MEM	
SCC	06-032 SEE P.58	06-032 SEE P.58	06-032 SEE P.58	06-032 SEE P.58	06-032 SEE P.58
					A+B SAMPLE REFERENCE
					A+B SAMPLE REFERENCE
					AT&T SAMPLE REFERENCE
					LEVEL AC 1-29-60 WSC 29-23



VFLIB OPERAND INTERFACE

COUNTER	LEVEL DESG	INSTRUCTION REJECT ACTION	ACTION
TBC	37-027	NORMAL OPERATION TIMING & INTERLOCKS ADV EN SEQ → AFS → LATE DC EN	ADV EN SEQ → TIMING & INTERLOCKS ADV EN SEQ → ADV EN SEQ → EABUSY LEVEL T-LA HSCLN MODE → FOR MAR MODE
ABC	37-027	37-127 NOOP MODE ADV EN SEQ → E-IND XFER → M-IND XFER → GO ALL IND & IC → G1XR IND → G1CNDC → MAR MODE → NOOP MODE → SAU INSTR REJ → RESET EABUSY → SET NOOP → SAU HSCLN → SAU NOT OPERATING	ADV EN SEQ → ADV EN SEQ → E-IND XFER → M-IND XFER → GO ALL IND & IC → G1XR IND → G1CNDC → MAR MODE → NOOP MODE → SAU INSTR REJ → RESET EABUSY → SET NOOP → SAU HSCLN → SAU NOT OPERATING
SCC	XX-XX3	REG00-19	REG00-19
			XX-XX3

LEVEL AB 10-27-59 WCS Page 25

LEVEL AB 10-27-59 WCS Page 25

### VFL IB STORE C

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSE CLEAN ACTION	
	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS
TBC	41-023	ADV EN SEQ	ADV EN SEQ	41-023 NOOP MODE	ADV EN SEQ ADV EN SEQ	EA BUSY LEVEL
		LATE DEC EN	LDE	LATE DEC EN	LATE DEC EN	T-LA HSCLN SINCE IT MUST LOOK FOR MAR MODE
ABC	41-023	ADV EN SEQ E-IND XFER	ADV EN SEQ M-IND XFER	41-023 NOOP MODE	ADV EN SEQ ADV EN SEQ E-IND XFER M-IND XFER	EA BUSY LEVEL
		DEC GO ALL IND & IC GT XR IND	DEC GO ALL IND & IC GT XR IND		DEC GO ALL IND & IC GT XR IND	E-HSCLN TIMER M-HSCLN TIMER
		MAR MODE	LST CYC STORE		GI CNDC	GO ALL IND RESET EA BUSY SET NOOP & LA DISABLE RPT LINE
			MEM			T-LA HSCLN MODE RPT & PS INT & BR REC INH LOAD
		(1) BR SUCCESS IND MEM				
		(2) BR SUCCESS IND MEM				
		(3) BR UNSUCC MEM				
		EE-A TIMER				
		E-A TIMER				
		M-A TIMER				
		GO C REG				
		CHK ST				
		DATA GT INT REG				
		GI-O-19				
		RESET EA BUSY				
SCC	XX-XX3	ADV EN SEQ	RESET LFL	XX-XX3	AT&B SAMPLE REFERENCE	AT&B SAMPLE REFERENCE

### VFL BB OPCODE LEVEL

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSE CLEAN ACTION	
	LEVEL DESC	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS
TBC	43-023	ADV EN SEQ ADV EN SEQ	41-123	ADV EN SEQ ADV EN SEQ	1ST VFL LEN	ADV EN SEQ IF IRPT ON IMM PREVIOUS INSTR NORMAL OPERATION FOR TBC
		LATE DEC  E-T TIMER  M-T TIMER  GO ToB → E DEC GO OP CODE → E DEC GO WBC → E DEC GO VFL BB → E SAU START SI SAU HSKPING 1ST CYC MEM		LATE DEC ENABLE LATE		IN GENERAL HOUSECLEAN ACTION WILL FALL INTO THE FOLLOWING CATEGORIES:  1) 1ST VFL LEVEL 2) 1ST FLP LEVEL 3) EA BUSY LEVEL 4) PSEU STORE LEVEL 5) NONE OF THE ABOVE
ABC	43-023	ADV EN SEQ ADV EN SEQ	41-123	ADV EN SEQ ADV EN SEQ	1ST VFL LEN	ADV EN SEQ E-HSCLN TIMER M-HSCLH TIMER
		E-IND XFER  M-IND XFER  GO ALL IND & IC GI XR IND GI CNDC MAR MODE T-SAU EN MEM		M-IND XFER  GO ALL IND & IC GI XR IND GI CNDC MAR MODE NOOP MODE	DEC GO ALL IND & IC GI CN DC REJ VFL INSTR EX EC UNIT IDLE LA DISABLE IRPT LINE T-LA HSC LNMODE	IRPT THIS INSTR VFL INSTR EX EC UNIT IDLE T-IRPT INH LD R-SET RSET I REQ LA NK REQ IHSCLN REQ LA HSCLN REQ VFL HKP VFL NOT OPERATING
SCC	XX-XX3	ADV EN SEQ	XX-XX3	RESET LF		A+B SAMPLE REFERENCE
						A+B SAMPLE REFERENCE

### VFL IB OR BB RECOVERY LEVEL

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSECLEAN ACTION	
	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS
TBC	45-033	ADV EN SEQ ADVEN SEQ LATE DEC LATE DEC EN EN	45-033 NOOP MODE	ADV EN SEQ LATE DEC EN INTERLOCK (A-T)	NO SPEC ACTION	ADV EN SEQ T-LA HSCLN MODE
ABC	45-033	ADV EN SEQ RESPONSE (1) E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI BUFF MAR MODE M-BR SUCC COND IND RESET LFL I-BR RECOVERY INH LOAD E-IND TEST M-NORM TEST I BOXHSKIN REQ T-LA HK MODE RSETIHK REQ LAHSKIN REQ SCC SEES 45-032 P-56 ADV EN SEQ ADVEN SEQ RESPONSE (2) E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI BUFF MAR MODE M-BR SUCC COND IND FR EXEC REG E-IND TEST M-NORM TEST SCC SEES XX-XX-3 ADV EN SEQ ADVEN SEQ RESPONSE (3) E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI BUFF MAR MODE M-BR UNSUCCESSFUL E-IND TEST M-NORM TEST SCC SEES XX-XX-3	45-033 NOOP MODE	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI CNIDC GI BUFF MAR MODE NOOP MODE RS1AREQ T-LA HK MODE RSETIHK REQ LAHSKIN REQ SCC SEES 45-032 P-56 ADV EN SEQ ADVEN SEQ RESPONSE (2) E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI BUFF MAR MODE M-BR SUCC COND IND FR EXEC REG E-IND TEST M-NORM TEST SCC SEES XX-XX-3 ADV EN SEQ ADVEN SEQ RESPONSE (3) E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI BUFF MAR MODE M-BR UNSUCCESSFUL E-IND TEST M-NORM TEST SCC SEES XX-XX-3	NO SPEC ACTION	ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER GO ALL IND & IC GI CNIDC IND LA DISABLE IRPT LINE T-LA HSCLN MODE (IRPT & PS INT & BR REC) INH LOAD RESET PRUMASTER TESTS CMPT E-IND TEST M-NOOP TEST
					A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE
					A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE
					A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE

**NOOP CODE FOR IB TOR BB RECOVERY LEVEL**

COUNTER	LEVEL DESG	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSECLEAN ACTION	
		LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS
TBC	47-033	ADV EN SEQ LATE DEC, LATE DEC EN EN	ADV EN SEQ ADV EN SEQ LATE DEC, LATE DEC EN	47-033 NOOP MODE	ADV EN SEQ ADV EN SEQ LATE DEC ENABLE LATE	NO SPEC ACTION	ADV EN SEQ IF IRPT ON IMM PREVIOUS INSTR, NORMAL OPERATION FOR TBC WILL BE INH'D SINCE IT MUST LOOK MODE
ABC	47-033	ADV EN SEQ RESPONSE (1) E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI CNIDC GI BUFF MAR MODE M-BR SUCC, COND IND E-IND TEST M-NORMAL TEST	ADV EN SEQ E-IND XFER ADV EN SEQ M-IND XFER DEC GO IND & IC GI XR IND GI CNIDC GI BUFF MAR MODE NOOP MODE M-BR SUCC, COND IND E-IND TEST M-NORMAL TEST	47-033 NOOP MODE	ADV EN SEQ E-IND XFER ADV EN SEQ M-IND XFER DEC GO IND & IC GI XR IND GI CNIDC GI BUFF MAR MODE NOOP MODE M-BR SUCC, COND IND E-IND TEST M-NORMAL TEST	NO SPEC ACTION	ADV EN SEQ E-IND XFER ADV EN SEQ M-HSCLN TIMER DEC GO ALL IND & IC GI CNIDC IND LA DISABLE IRPT LINE T-LA HSCLN MODE (IRPT & PS INT & BR REC) INH LOAD
		ADV EN SEQ ADV EN SEQ RESPONSE(2) E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI CNIDC GI BUFF MAR MODE M-BR SUCC, COND IND GI COND IND E-IND TEST M-NORM TEST	ADV EN SEQ E-IND XFER ADV EN SEQ M-IND XFER DEC GO ALL IND & IC GI XR IND GI CNIDC GI BUFF MAR MODE NOOP MODE M-BR SUCC, COND IND GI COND IND E-IND TEST M-NORM TEST		ADV EN SEQ E-IND XFER ADV EN SEQ M-IND XFER DEC GO ALL IND & IC GI XR IND GI BUFF MAR MODE NOOP MODE M-BR SUCC, COND IND GI COND IND E-IND TEST M-NORM TEST	NO SPEC ACTION	ADV EN SEQ E-IND XFER ADV EN SEQ M-HSCLN TIMER DEC GO ALL IND & IC GI CNIDC IND LA DISABLE IRPT LINE T-LA HSCLN MODE (IRPT & PS INT & BR REC) INH LOAD
		ADV EN SEQ AES RESPONSE (3) E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI BUFF MAR MODE M-BR UNSUCCESS E-IND TEST M-NORM TEST	ADV EN SEQ AES RESPONSE (3) E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI BUFF MAR MODE NOOP MODE M-BR UNSUCCESS E-IND TEST M-NORM TEST		ADV EN SEQ AES RESPONSE (3) E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI BUFF MAR MODE NOOP MODE M-BR UNSUCCESS E-IND TEST M-NORM TEST	NO SPEC ACTION	ADV EN SEQ AES RESPONSE (3) E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI BUFF MAR MODE NOOP MODE M-BR UNSUCCESS E-IND TEST M-NORM TEST

A+B SAMPLE REFERENCE

LEVEL AB 1-29-GOWCS

Page - 29

VFL STICA-TB RECOVERY LEVEL (T BOX WAITING FOR LA RESPONSE)		1) RESUME - STICA OR 2) RESUME - NO STICA	
COUNTER	NORMAL OPERATION	INSTRUCTION REJECT ACTION	HOUSECLEAN ACTION
TBC	LEVEL DESIGN NORMAL OPERATION TIMING ≠ INTERLOCKS	LEVEL DESIGN INSTRUCTION REJECT ACTION 45-023 ADV EN SEQ ADV EN SEQ LATE DEC LDE EN	LEVEL DESIGN HOUSECLEAN ACTION 45-023 ADV EN SEQ ADV EN SEQ NOOP MODE LATE DEC LDE EN
ABC	45-023	<p>ADV EN SEQ ADV EN SEQ RESPONSE (1) E-IND XFER M-IND XFER GO ALL IND &amp; IC GI XR IND MAR MODE M-BR SUCC COND INT RESUME - STICA</p> <p>ADV EN SEQ ADV EN SEQ RESPONSE (2) E-IND XFER M-IND XFER GO ALL IND &amp; IC GI XR IND MAR MODE M-BR SUCC COND IND RESUME - NO STICA GI COND IND FR EXEC REQ</p> <p>ADV EN SEQ ADV EN SEQ RESPONSE (3) E-IND XFER M-IND XFER GO ALL IND &amp; IC GI XR IND MAR MODE M-BR UNSUCCESSFUL RESUME - NO STICA</p>	<p>LEVEL DESIGN INSTRUCTION REJECT ACTION 45-023 ADV EN SEQ ADV EN SEQ NOOP MODE LATE DEC LDE EN</p> <p>LEVEL DESIGN HOUSECLEAN ACTION 45-023 ADV EN SEQ ADV EN SEQ NOOP MODE LATE DEC LDE EN</p> <p>LEVEL DESIGN HOUSECLEAN ACTION 45-023 ADV EN SEQ ADV EN SEQ NO SPEC ACTION T-LA HSCLN →</p> <p>ADVEN SEQ ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER DEC GO ALL IND &amp; IC GI CNIDC IND LA DISABLE RPT LINE T-LA HSCLN (RPT &amp; FS INT &amp; ER REC) INH LOAD</p> <p>RESUME - NO STICA</p>
		A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE
			LEVEL AA 10-27-59 WCS

SINGLE LEVEL		FL PT INT S	INSTRUCTION REJECT ACTION		HOUSECLEAN ACTION	
COUNTER	LEVEL DESIG	NORMAL OPERATION TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS
TBC	02-013	ADV EN SEQ ADV EN SEQ	02-113	ADV EN SEQ ADV EN SEQ	1ST FLP LEV	ADV EN SEQ T-LA HOUSECLEAN MODE
		LATE DEC EN LDE E-T TIMER M-T GO TOB → C DEC GO OP CODE → E DEC FLPGI OC& ST FLP GT TOB → C PAU G1 1ST MEM CYCLE (T0)		LATE DEC EN LATE INTERLOCK A-T		IF IRPT ON IMM PREVIOUS INSTR NORMAL OPERATION HERE
ABC	01-02-013	ADV EN SEQ ADV EN SEQ E IND XFER M IND XFER	01-02-113	ADV EN SEQ ADV EN SEQ E IND XFER M IND XFER	ADV EN SEQ E-HSCLN TIMER M HSCLN TIMER DEC GO ALL IND & IC GI CNIDC FLP SET EXEC IDLES T-IRPT INH LOAD IBOX HSCLN REQ T-LA HSCLN MODE RSET HSCLN REQ LA HSCLN REQ RESET IRPT NEXT INSTR RSET LA HK REQ	ADV EN SEQ E-HSCLN TIMER M HSCLN TIMER DEC GO ALL IND & IC GI CNIDC FLP SET EXEC IDLES T-IRPT INH LOAD IBOX HSCLN REQ T-LA HSCLN MODE RSET HSCLN REQ LA HSCLN REQ RESET IRPT NEXT INSTR RSET LA HK REQ
SCC	XX-XX3	ADV EN SEQ RESET LPZ	XX-XX3	A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE	LEVEL AB 1-29-60 WCS Page 31

FLP INT 5

SINGLE LEVEL		INSTRUCTION REJECT ACTION		HOUSE CLEAN ACTION	
COUNTER	LEVEL DESIGN	INSTRUCTION	REJECT	ACTION	
TBC	02-01	ADV EN SEQ	ADV EN SEQ	LEVEL DESIGN TIMING & INTERLOCKS	LEVEL DESIGN TIMING & INTERLOCKS
	LATE DEC EN	SI SYNC HBL (T0)	SI SYNC HBL (T0)	02-11	ADV EN SEQ EA BUSY LEV
	DEC GO OP CODE → E			LATE DEC EN INTERLOCK A-T	LATE DEC INTERLOCK A-T
ABC	02-02-01	ADV EN SEQ	ADV EN SEQ	EA BUSY LEVEL	EA BUSY LEVEL
	E-IND XFER	E-IND XFER	E-IND XFER	M-IND XFER	M-HSCLN TIMER
	M-IND	M-IND	M-IND	DEC GO ALL IND & IC	DEC GICNID IND
	XFER	XFER	XFER	GI-XR IND	RESET EA BUSY
	DEC GO ALL IND & IC	DEC GO ALL IND & IC	DEC GO ALL IND & IC	GI-CNID C	SET NOOP!
	GI-XR IND	GI-XR IND	GI-XR IND	GI-BUFF	LA DISABLE IRPT LINE
	EE-A-TIMER	EE-A-TIMER	EE-A-TIMER	NOOP MODE	T-LA HSCLN MODE
	GI-BUFF	GI-BUFF	GI-BUFF	RESET PAU MASTER TESTS CMPT	IRPT + PS INT + BR REC IN A LOAD
	EE-A-TIMER	EE-A-TIMER	EE-A-TIMER	RESET EA BUSY	
	MA-TIMER	MA-TIMER	MA-TIMER	E-IND TEST	
	GO INT REG	GO INT REG	GO INT REG	RESET LA M-NOOP	
	GI ACQB → DC	GI ACQB → DC	GI ACQB → DC	LA MAR MODE	
	FLP GLOC4ST	FLP GLOC4ST	FLP GLOC4ST	TEST	
	CHK DATA OR CHK DATA	CHK DATA OR CHK DATA	CHK DATA OR CHK DATA	SET NOOP!	
	RESET EA BUSY	RESET EA BUSY	RESET EA BUSY		
	E-IND TEST	E-IND TEST	E-IND TEST		
	RESET LA M-NORM TEST	RESET LA M-NORM TEST	RESET LA M-NORM TEST		
	LA MAR MODE	LA MAR MODE	LA MAR MODE		
S&C	xx-xx-3	ADV EN SEQ	ADV EN SEQ	xx-xx-3	xx-xx-3
		ABC SAMPLE REFERENCE	ABC SAMPLE REFERENCE		ABC SAMPLE REFERENCE
					LEVEL AC 129-60 WCS
					Page 98 32

FL. PT. 1st LEV. INT		INSTRUCTION REJECT ACTION		HOUSECLEAN ACTION	
COUNTER	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG
TBC	02-003	ADV EN SEQ → ADV EN SEQ	02-103	ADV EN SEQ → ADV EN SEQ	ADV EN SEQ → ADV EN SEQ
		LATE DEC EN → LATE DEC	LATE DEC EN → LATE DEC	1ST FLP LEV → T-LA HOUSECLEAN MODE	
		M-T TIMER → E-T TIMER			
		DEC GO TOB → C → E → OP CODE → E → FLP GI OCT → FLP GI TOBAC → GI 1ST SYNC MEM → GO			
ABC	02-003	ADV EN SEQ → ABC ADV → E IND XFER → M IND XFER → GO ALL IND LIC → GI EX IND → GI CNDC → LA MAC MODE → NOOP MODE	02-103	ADV EN SEQ → E IND XFER → M IND XFER → GO ALL IND LIC → GI XR IND → GI CNDC → LA MAC MODE → NOOP MODE	ADV EN SEQ → E -HSCLN TIMER → DEC GO ALL IND & IC → GI CNDC IND → EXEC IDLES → FLP SET → T-IRPT INH LOAD → T-LA HSCLN REQ → T-LA HSCLN MODE → RESULT HSCLN → LA HSCLN REQ → RESET IRPT → NEXT INSTN → T-LA DISABLE IRPT → NOOP MODE → NOOP MODE
SOC	xx-xx3	ADV EN SEQ → AES → RESET LFL	xxxxx		A+B SAMPLE REFERENCE

LEVEL AC129-60 WCB Page 33

A+B SAMPLE REFERENCE

**F1 PT 1ST LEVEL INT**

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSECLEAN ACTION	
	LEVEL DES	LEVEL SEQ	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCK
TBC 02-007	ADV EN SEQ	ADV EN	02-107	ADV EN SEQ ADVEN SEQ	EA BUSY LEVEL	EA BUSY ADV EN SEQ
	LATE DEC EN	LDE		LATE DEC EN	T-LA HSCLN MODE	
A.B.C	ADV EN SEQ	ADV EN SEQ	02-107	ADV EN SEQ ADV EN SEQ	EA BUSY LEVEL	ADV EN SEQ AES
	E-IND XFER	E-IND XFER		E-IND XFER	E-HSCLN TIMER	M-HSCLN TIMER
	M-IND XFER	M-IND XFER		M-IND XFER	GO ALL IND & IC	GO ALL IND & IC
	GO ALL IND & IC	DEC		GO ALL IND & IC	DEC	DEC
	G1 XFR IND	G1 XFR IND		G1 XFR IND	G1 XFR IND	G1 XFR IND
	LA MAR MODE	LA MAR MODE		LA MAR MODE	LA MAR MODE	LA MAR MODE
	EE-A-TIMER	EE-A-TIMER		EE-A-TIMER	NOOP MODE	NOOP MODE
	M-A-TIMER	M-A-TIMER		M-A-TIMER	RESET EA BUSY	RESET EA BUSY
	GO INT REG	GO INT REG		GO INT REG	SET NOOP	SET NOOP
	G1ACOB → C	G1ACOB → C		G1ACOB → C	LA DISABLE IRPT LINE	LA DISABLE IRPT LINE
	FLP G1Q4 ST	FLP G1Q4 ST		FLP G1Q4 ST	T-LA HSCLN MODE	T-LA HSCLN MODE
	CHK DATA OR CHK DATA	CHK DATA OR CHK DATA		CHK DATA OR CHK DATA	IRPT + PS INT + BR REQ INH LOAD	IRPT + PS INT + BR REQ INH LOAD
	RESET EA BUSY	RESET EA BUSY		RESET EA BUSY		
SCC	xx-xx3	ADV EN SEQ	xx-xx3			
	A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE		A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE

LEVEL AC 1-29-60 WCS

PAGE 34

### FLP 2ND LEV STORE BUS NORMAL TERMINATION

COUNTER	NORMAL OPERATION	INSTRUCTION	REJECT ACTION	HSCLN ACTION
TBC	LEVEL DESG ADV EN SEQ ADV EN SEQ <u>LATE</u> <u>DEC EN</u>	LEVEL DESG 13-033 TBC DEC ADV MUST BE INDEPENDENT OF NOOP <u>LATE</u> <u>LATE</u>	Timing & INTERLOCKS ADV EN SEQ ADV EN SEQ <u>LATE DEC ENABLE</u> <u>INTERLOCK A-T</u>	LEVEL DESG EA BUSY LEVEL
ABC	13-033 <u>ADV EN SEQ ADV EN SEQ</u> E-IND XFER M-IND XFER DEC GO ALL IND & IC GT → BUFF (1) LST CYC ST MEM E-A TIMER M-A TIMER UNLATCH BUS GI → DLA RESET ST TEST INT LAAR RESET FLP RESET LFL RST E- TEST GI → INT E-IND REG TIM BUSY M-IR TIM (IF ADDR=9) GI+A+B E-IND TEST LA MAR MODE M-NORM TEST MAR MODE	13-033 NOOP MODE M-IND XFER DEC GO ALL IND & IC GT → X R IND GT CN IDC GT → BUFF NOOP MODE RESET PAU MASTER TESTS CMPT RESET EA BUSY SET NOOPL E-IND TEST LA MAR MODE M-NOOP TEST	ADV EN SEQ E-IND XFER M-IND XFER DEC GO ALL IND & IC GT → X R IND GT CN IDC GT → BUFF NOOP MODE RESET PAU MASTER TESTS CMPT RESET EA BUSY SET NOOPL E-IND TEST LA MAR MODE M-NOOP TEST	EA BUSY LEV M-HSCLN TIMER AES M-HSCLN TIMER DEC GO ALL IND & IC GT CN IDC IND RESET EA BUSY SET NOOPL LA DISABLE TRPT LINE T-LA HSCLN MODE (TRPT+PS INT+BR REC) INH LOAD
SCC	XX-XX3 INT LAAR	ADV EN SEQ RESET LFZ	XX-XX3	A+B SAMPLE REFERENCE
EXT LAAR	13-032 XS LAAR	SEE P55		A+B SAMPLE REFERENCE

A+B SAMPLE REFERENCE  
LEVEL AB I-29-60 WCS  
P49-E 35

**FLP 2ND LEV STORE BUS NO STORE TO DZ IND**

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSECLEANING ACTION	
	LEVELDESIG	TIMING INTERLOCK 5	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCK
TBC	13-033	ADV EN SEQ TBC DEC ADV MUST BE INDEPENDENT ON NOOP	13-033 NOOP MODE	ADV EN SEQ LATE DEC ENABLE INTERLOCK A-T EN	EA BUSY LEVEL	EA BUSY LEVEL
ABC	13-033	ADV EN SEQ E-IND XFER M-IND XFER DEC G1XR IND G1D-BUFF (2) NO ST DATA MEM	13-033 NOOP MODE	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC G1XR IND G1CNIDC G1-BUFF NOOP MODE RESET PAU MASTER TESTSCWT RESET EA BUSY SET NOOP E-IND TEST LA MAR MODE M-NORMTEST NOOP	EA BUSY LEV	ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER DEC GO ALL IND & IC G1CNIDC IND RESET EA BUSY SET NOOP LA DISABLE IRPT LINE T-LA HSCLN MODE (IRPT+PS INT+BR REC)INH LOAD
SCC	XX-XX3	ADV EN SEQ	XX-XX3	RST LF		A+B SAMPLE REFERENCE

# FLP MPYC OPERAND

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HSCLN ACTION	
	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS
TBC	II-033	ADV EN SEQ LATE DEC EN E-T TIMER DECODE GO TO B->C FLP CONT FLP G1 To B-C G1 INT CYCLE MEM	II-133 NOOP MODE	ADV EN SEQ LATE DEC EN INTERLOCK A-T	NO SPEC ADV EN SEQ	E-HSCLN TIMER M-HSCLN TIMER GO ALL IND & IC G1 CNIDC IND LA DISABLE IRPT LINE T-LA HSCLN MODE (IRPT & PS INT & BR REC) INH LOAD
ABC	II-033	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC G1 XR IND G1->BUFF E-IND TEST MAR MODE M-NORM TEST	II-133 NOOP MODE	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC G1 XR IND G1 CNIDC G1->BUFF NOOP MODE E-IND TEST LA MAR MODE M-NOOP TEST MAR MODE TEST	NO SPEC ADV EN SEQ	E-HSCLN TIMER M-HSCLN TIMER GO ALL IND & IC G1 CNIDC IND LA DISABLE IRPT LINE T-LA HSCLN MODE (IRPT & PS INT & BR REC) INH LOAD
SCC	XX-XX3	ADV EN SEQ	RESET LFC			A+B SAMPLE REFERENCE
						A+B SAMPLE REFERENCE

# SINGLE LEVEL FLP STORE

COUNTER	LEVEL DESIG	NORMAL OPERATION	INSTRUCTION	REJECT	ACTION	HSCLN ACTION	
		TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS	
TBC	02-013	ADV EN SEQ ADV EN SEQ LATE DEC EN LATE E-T TIMER M-T GO TO B->C GO OP CODE->E DEC FLP GT OC & ST FLP GI TO B->C GI LIST CYC MEM A->(CT0)	02-113 ADV EN SEQ LATE DEC EN INTERLOCK A-T LATE		ADV EN SEQ LATE DEC EN INTERLOCK A-T LATE	ADV EN SEQ T-LA HSCLN	IF IRDT DUE TO IMM PREV INSTR, NORMAL ACTION HERE
ABC	011-02-013	ADV EN SEQ E- IND XFER M- IND XFER GO ALL IND & IC GI XR IND GI-> BUFF LST CYC ST LST CYC ST MEM E-A TIMER RESET LA MAR MODE UNLATCH BUS INT LAAR TEST INT LAAR TEST INT LAAR TEST SCC	ADV EN SEQ E- IND XFER M- IND XFER GO ALL IND & IC GI XR IND GI CNIDC GI-> BUFF NOOP MODE RESET PAU MASTER TESTS RESET EA BUSY SET NOOP E- IND TEST M- NOOP MAR MODE TEST RESET EA BUSY GI-> LA RESET HPSI RST M- NORM TEST ADV EN SEQ RESET LF	ADV EN SEQ EA BUSY LEV ISTFLPEV NOOPED INT	ADV EN SEQ E- HSCLN TIMER M- HSCLN TIMER GO ALL IND & IC GI CNIDC IND RESET EA BUSY SET NOOP FLP SET EXEC IDLE'S T-IRPTINH LOAD I BOXHSCLNREQB T-LA HSCLN MODE RESET TREQ LA HSCLN REQ RSET LA REQ	ADV EN	
	02-012	SEE PSS, A&B SAMPLE REFERENCE	XX-XX3	XX-XX3	A&B SAMPLE REFERENCE	LEVEL AC 1-29-60 WCS Page 38	

# I BOX STORE INTERNAL IC

NORMAL OPERATION		INSTR REJECT ACTION		HOUSECLEAN ACTION	
LEV DESCRP	TIMING & INTERLOCKS	LEV DESIG	TIMING & INTERLOCKS	LEV DESIG	TIMING & INTERLOCKS
TBC 33-023 LAAR DEC INT	ADV EN SEQ ADV EN SEQ LATE DEC EN INTLK TA E-T TIMER GI-C DEC GO TOB → C	33-123 OR 33-023 @ NOOP MODE	ADV EN SEQ LATE DEC EN T-LA HSCLN MODE	EA BUSY LEV ADV EN SEQ	LEV DESIGN T-LA HSCLN MODE
ABC 33-023 +INTERNAL ADD	ADV EN SEQ INTERLOCK E-IND XFER M-IND XFER EE-A TIMER M-A TIMER MAR MODE GO C GI XR IND GI XR IND GO ALL IND & IC	33-123 OR 33-023 @ NOOP MODE	ADV EN SEQ E-IND XFER M-IND XFER GO ALL IND & IC GI XR IND GI CNIDC MAR MODE NOOP MODE RESET EA BUSY SET NOOPL	EA BUSY LEV ADV EN SEQ E-HSCLN TIMER GO ALL IND & IC DEC GI CNIDC IND RESET EA BUSY SET NOOPL LA DISABLE IRPT LINE T-LA HSCLN MODE IRPT+PS INT+BR REC IN ALDAD	LEV DESIGN E-HSCLN TIMER GO ALL IND & IC DEC GI CNIDC IND RESET EA BUSY SET NOOPL LA DISABLE IRPT LINE T-LA HSCLN MODE IRPT+PS INT+BR REC IN ALDAD
	A+B SAMPLE REFERENCE SEES XX-XX3			A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE
SCC					LEVEL AB I-29-60 WCS

### I BOX STORE INTERNAL I.C.

NORMAL OPERATION		INSTRUCTION REJECT		HOUSE CLEAN ACTION	
COUNTER	LEVEL DESG.	LEVEL DESG.	LEVEL DESG.	LEVEL DESG.	
TBC	33-033 LAAR DEC INT	ADV EN SEQ LATE DEC EN INTLK TA ET TIMER GI-C GO TO B-C DEC	33-133 OR 33-033 AT NOOP MODE ADV EN SEQ LATE DEC ENABLE INTERLOCK ABC	EA BUSY LEV ADV EN SEQ LATE DEC EN INTERLOCK ABC	HOUSE CLEAN ACTION TIMING & INTERLOCKS EA BUSY LEV ADV EN SEQ T-LAHSCLN MODE
ABC	33-033 LAAR DEC INT	ADV EN SEQ INTERLOCK E-IND XFER M-IND XFER EE-A-TIMER E-A-TIMER MAR MODE GO C GI XR IND GI XR IND GO ALL IND+IC DEC GI BUFF RSTPAU MASTER TEST CMPTR TEST GI-A+B (IF ADDER B=9) E-IND REG TIMER (IF ADDR B=9)	33-133 OR 33-033 AT NOOP MODE ADV EN SEQ E-IND XFER M-IND XFER DEC GO ALL IND+IC GI XR IND GI CNIDC GI BUFF MAR MODE NOOP MODE GO ALL IND+IC GI BUFF RESET EA BUSY CHK ST DATA RESET EA BUSY GI INT RESET EA BUSY M-IND TEST GI-A+B (IF ADDER B=9) E-IND REG TIMER IR-UIR IR-UIR E-IND TEST M-NOOP TEST	EA BUSY LEV ADV EN SEQ E-IND XFER M-IND XFER DEC GO ALL IND+IC GI XR IND GI CNIDC GI BUFF MAR MODE NOOP MODE GO ALL IND+IC GI BUFF RESET EA BUSY CHK ST DATA RESET EA BUSY GI INT RESET EA BUSY M-IND TEST GI-A+B (IF ADDER B=9) E-IND REG TIMER IR-UIR IR-UIR E-IND TEST M-NOOP TEST	HOUSE CLEAN ACTION TIMING & INTERLOCKS EA BUSY LEV ADV EN SEQ T-LAHSCLN MODE EA BUSY LEV ADV EN SEQ E-IND XFER M-IND XFER DEC GO ALL IND+IC GI XR IND GI CNIDC GI BUFF MAR MODE NOOP MODE GO ALL IND+IC GI BUFF RESET EA BUSY CHK ST DATA RESET EA BUSY GI INT RESET EA BUSY M-IND TEST GI-A+B (IF ADDER B=9) E-IND REG TIMER IR-UIR IR-UIR E-IND TEST M-NOOP TEST
SCC	SEE XX-XX-3		A+B SAMPLE REFERENCE		A+B SAMPLE REFERENCE
	A+B SAMPLE REFERENCE		A+B SAMPLE REFERENCE		A+B SAMPLE REFERENCE
	LEVEL AC 1-29-60 WCS		LEVEL AC 1-29-60 WCS		PAGE 40

I BOX STORE EXTERNAL IC

NORMAL OPERATION		INSTR REJECT ACTION		HOUSE CLEAN ACTION	
LEVEL DESR	TIMING & INTERLOCKS	LEVEL DESR	TIMING & INTERLOCKS	LEVEL DESR	TIMING & INTERLOCKS
TBC	33-063 ①EXTADDR 33-023 ②EXTADDR	ADV EN SEQ LATE DEC EN	ADV EN SEQ LATE DEC EN	EA BUSY LEV	ADV EN SEQ T-LA HSCLN MODE
ABC	33-063 E-EXT ADDRESS	ADV EN SEQ E-IND XFER M-IND XFER	ADV EN SEQ E-IND XFER M-IND XFER	EA BUSY LEV	ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER
		SET LF GO ALL IND & IC DEC MAR MODE NOTE: O+4 CONSIDERED INTERVAL	SET LF GO ALL IND & IC DEC G1 XR IND G1 XR IND MAR MODE RESET TBC AES	DEC G1 CNDC MAR MODE NOOP NOOP SET NOOP SET NOOP	DEC G1 CNDC IND LA DISABLE IRPT LINE T-LA HSCLN MODE IRPT + PS INT + BRRIC NLOAD
ABC	33-023 E-EXT ADDRESS	ADV EN SEQ E-IND XFER M-IND XFER	ADV EN SEQ E-IND XFER M-IND XFER	EA BUSY LEV	ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER
		SET LF GO ALL IND & IC DEC G1 XR IND G1 XR IND MAR MODE RESET TBC AES RESET LAST CHK TEST	SET LF GO ALL IND & IC DEC G1 XR IND G1 XR IND MAR MODE NOOP NOOP RESET EA BUSY SET NOOP SET NOOP	DEC G1 CNDC IND LA DISABLE IRPT LINE T-LA HSCLN MODE IRPT + PS INT + BRRIC NLOAD	DEC G1 CNDC IND RESET EA BUSY SET NOOP SET NOOP
SCC	33-062 33-022	SEE P. 57 SEE P. 55	SCC SEES XX-XX3	A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE LEVEL AB 10-27-59 WCS P290 71

## I BOX STORE EXTERNAL I.C.

NORMAL OPERATION INSTRUCTION REJECT

HOUSE CLEAN ACTION

COUNTER	LEVELDESIG	TIMING & INTERLOCKS	LEVELDESIG	TIMING & INTERLOCKS	LEVELDESIG	TIMING & INTERLOCKS
TBC 33-073 EXT ADD 33-033 @EXT ADD	SAME AS 33-023		33-173 OR 33-073 ENOP MODE OR 33-133 05 33-033 NOOP MODE	ADV EN SEQ LATE DEC ENABLE INTERLOCK ABC	ADV EN SEQ T-LA HSCLN MODE	ADV EN SEQ T-LA HSCLN MODE
ABC 33-073 @EXT ADD	SAME AS 33-063 @EXT ADD	GI-IC-BUFF E-IND TEST M-NOOP TEST MODE MAR RESET PAU MASTER TEST CMPT	33-173 33-073 NOOP MODE	ADV EN SEQ E-IND TEST DEC GO ALL IND+IC GI-X IND GI-C IND GI-BUFF MAR MODE NOOP MODE	ADV EN SEQ M-HSCLN TIMER GO ALL IND+IC GI-X IND RESET EA BUSY SET NOOP L LA DISABLE IRPT LINE T-LA HSCLN MODE IRPT+PS INT+BR REC INH LOAD	ADV EN SEQ M-HSCLN TIMER GO ALL IND+IC GI-X IND RESET EA BUSY SET NOOP L LA DISABLE IRPT LINE T-LA HSCLN MODE IRPT+PS INT+BR REC INH LOAD
ABC 33-033 @EXT ADD	SAME AS 33-023 @EXT ADD	GI-IC-BUFF T-IND TEST M-NOOP TEST MODE MAR RESET PAU MASTER TEST CMPT	33-133 33-033 NOOP MODE	ADV EN SEQ E-IND XFER DEC GO ALL IND+IC GI-X IND GI-C IND GI-BUFF MAR MODE NOOP MODE	ADV EN SEQ M-HSCLN TIMER GO ALL IND+IC GI-X IND RESET EA BUSY SET NOOP L LA DISABLE IRPT LINE T-LA HSCLN MODE IRPT+PS INT+BR REC INH LOAD	ADV EN SEQ M-HSCLN TIMER GO ALL IND+IC GI-X IND RESET EA BUSY SET NOOP L LA DISABLE IRPT LINE T-LA HSCLN MODE IRPT+PS INT+BR REC INH LOAD
SGC 33-072 33-032	SEE P.57 SEE P.55	A+B SAMPLE REFERENCE	XX-XXX	A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE

## STICA-BIN STORE (ASSUMED EXTERNAL) IC

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT		HOUSECLEAN ACTION	
	LEVEL DESG	TIMING & INTERLOCKS	ADY EN SEQ	ADY EN SEQ	DOES NOT APPEAR	DOES NOT APPEAR
TBC	31-073	ADV EN SEQ LATE DEC EN	LATE DEC EN LATE DECEN			
ABC	31-073	ADV EN SEQ E-IND XFER	ADV EN SEQ MIND XFER	DOES NOT APPEAR	DOES NOT APPEAR	DOES NOT APPEAR
SCC	31-072	SEE P57				A+B SAMPLE REFERENCE

# I BOX INDICATOR TRANSFER IC

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSE CLEAN ACTION	
	LEVELDES	LEVELDES & INTERLOCKS	LEVELDES	LEVELDES & INTERLOCKS	LEVELDES & TIMING AND INTERBLOCKS	LEVELDES & TIMING AND INTERBLOCKS
TBC	63-033	ADV EN SEQ LATE DEC EN	63-133 OR 63-033@ NOOP MODE	ADV EN SEQ LATE DEC. ENABLE INT LK A-T	NO SPEC ACTION	ADV EN SEQ T-LA HSKLN MODE
ABC	63-033	ADV EN SEQ E-IND XFER M-IND XFER E-IND TEST NOOP MAR MODE	63-133 OR 63-033@ NOOP MODE	ADV EN SEQ E-IND XFER M-IND XFER DEC GO ALL & IC GI XR IND GI CNIDC GI BUFF MAR MODE	NO SPEC ACTION	ADV EN SEQ E-HSKLN TIMER M-HSKLN TIMER GO ALL IND & IC GI CNIDC IND SET EXEC IDLES INTRPT NEXT INST T-IRPT INH LOAD
		RESET AES PAU MASTER TESTS TBC RESET DEC GO ALL IND & IC GI XR IND GI BUFF	CMPt	PAU RESET MASTER TESTS CMPt PS IRPT INH LOAD E-IND TEST M-NOOP TEST REQ T HSKLN T-LA HKL MODE		T BOX HSKLN REQ FLHK MODE RESET HK REQ LA HK REQ RST LA REQ
SCC	XX>XX3	A+B SAMPLE REFERENCE		A+B SAMPLE REFERENCE		A+B SAMPLE REFERENCE

COUNTER	INDICATOR TRANSFER		IC FOR STICA BIN		INSTRUCTION REJECT ACTION	HOUSE CLEAN ACTION
	LEVEL DESIG	NORMAL OPERATION	LEVEL DESIG	TIMING & INTERLOCKS		
TBC	57-033	<u>ADV EN SEQ</u>	<u>ADV EN SEQ</u>	<u>57-033 NOOP MODE</u>	<u>ADV EN SEQ</u>	<u>ADV EN SEQ</u>
		<u>LATE DEC EN</u>	<u>LATE</u>		<u>LATE DEC EN</u>	<u>L DE</u>
ABC	57-033	<u>ADV EN SEQ</u>	<u>ADV EN SEQ</u>	<u>57-033 NOOP MODE</u>	<u>ADV EN SEQ</u>	<u>ADV EN SEQ</u>
		<u>E-IND XFER</u>		<u>M-IND XFER</u>	<u>M-IND XFER</u>	<u>E-IND XFER</u>
				<u>E-IND TEST</u>	<u>DEC GO ALL IND &amp; IC</u>	
				<u>NORMAL M TEST</u>	<u>G1 XTR IND</u>	
				<u>MAR MODE</u>	<u>G1 CNIDC</u>	
				<u>RESET TBC AES</u>	<u>G1 BUFF</u>	<u>E-IND TEST</u>
				<u>DEC GO ALL IND &amp; IC</u>	<u>M- NOOP TEST</u>	
				<u>G1 XTR IND</u>	<u>MAR MODE</u>	
				<u>G1 BUFF</u>	<u>NOOP MODE</u>	
				<u>RESET SAU EN MEM</u>	<u>RESET SAU EN MEM</u>	
					<u>RST PAU MASTER TESTS CMPT</u>	
SCC	XX-xx3	<u>A+B SAMPLE REFERENCE</u>		<u>A+B SAMPLE REFERENCE</u>		<u>LEVELAC 1-29-60 WCS Page 45</u>

# I BOX PSEUDO STORE TC

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSE CLEAN ACTION	
	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS
TBC 02-023	ADV EN SEQ	ADV EN SEQ	DOES NOT APPEAR		PS EUDO STORE	ADV EN SEQ
	LATE DEC EN	LATE DEC			T-LA HSCLN	IF IRPT ON IMM PREVIOUS INSTR, TBC WAITS FOR ABC TO RESET TC WHICH NEVER COMES
ABC 02-023	ADV EN SEQ	ADV EN SEQ	DOES NOT APPEAR		ADV EN SEQ	ADV EN SEQ
	E-IND XFER	M-IND XFER			E-HSCLN TIMER	M-HSCLN TIMER
	DEC GO ALL IND	GI XR IND			DEC GO ALL IND	GI CNDC IND
		GI XR IND			RESET LFZ	SET EXEC
		RESET TBC AES			IDLES	
SCC XX-XX3	ADV EN SEQ	RESET LFZ			T-IRPT INH LOAD	
					I BOX HSCLN REQ B	FLA HK MODE
					RST HK REQ	LA HK REQ
					RST LA REQ	

A+B SAMPLE REFERENCE

A+B SAMPLE REFERENCE

LEVEL AA 10-27-59 WCS

Page 76

COUNTER		NORMAL OPERATION		INSTRUCTION REJECT OPERATION		HOUSEKEEPING ACTION	
	LEVEL DESIG	TIMING & INTERLOCKS		LEVEL DESIGN	TIMING & INTERLOCKS		
TBC	02-033	ADV EN SEQ	ADV EN SEQ	02-133	ADV EN SEQ	LEVEL DESIG	TIMING & INTERLOCKS
		LATE DEC EN	LATE DEC	02-133	LATE DEC ENABLE	ADV EN SEQ	ADV EN SEQ
		WAIT FOR ABC TO RESET FLP TC			INTERLOCK A-T		
ABC	02-033	ADV EN SEQ	ADV EN SEQ	02-133	ADV EN SEQ	PSEUDO STORE	T-LA HSKLN
		E-IND XFER	M-IND XFER	02-033	E-IND XFER	IF IRPT ON IMM PREVIOUS INSTR, TBC WAITS FOR ABC TO RESET TC WHICH NEVER COMES	IF IRPT ON IMM PREVIOUS INSTR, TBC WAITS FOR ABC TO RESET TC WHICH NEVER COMES
		GO ALL IND IC	GIXR IND	NOOP MODE	M-IND XFER	ADV EN SEQ	ADV EN SEQ
		GIXR IND	GIXR IND		DEC GO ALL IND IC	E-HSKLN TIMER	E-HSKLN TIMER
		GI->BUFF	GI->BUFF		GIXR IND	M-HSKLN TIMER	M-HSKLN TIMER
		RESET PAU MASTER TESTS	RESET PAU MASTER TESTS	CMPTR	GI CNIDC	DEC GO ALL IND IC	DEC GO ALL IND IC
		E-IND TEST	E-IND TEST		GI CNIDC	GICNIDC IND	GICNIDC IND
		M-NOOP TEST	M-NOOP TEST		RESET LFI	RESET LFI	RESET LFI
		MAR MODE	MAR MODE		SET EXEC IDLES	SET EXEC IDLES	SET EXEC IDLES
		RESET TBC AES	RESET TBC AES		T-IRPT INH LOAD	T-IRPT INH LOAD	T-IRPT INH LOAD
					T BOX HSKLN REQ	B	T-LA HSKLN
					RST HK REQ	RST HK REQ	RST HK REQ
					RST LA REQ	RST LA REQ	RST LA REQ
SCC	XX-XX3	ADV EN SEQ	ADV EN SEQ		RESET LFI		
						SCC SEE'S 02-032 P.56	A+B SAMPLE REFERENCE
							A+B SAMPLE REFERENCE
							LEVEL AB I-29-60 WCS

# I BOX INT FETC IC

COUNTER	NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSE HOLD ACTION	
	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS	LEVEL DESG	TIMING & INTERLOCKS
TBC	SI-027	ADV EN SEQ	LATE DEC EN		EA BUSY LEVEL	ADV EN SEQ
				DOES NOT APPEAR		
ABC	SI-027	ADV EN SEQ E-IND XFER M-IND		DOES NOT APPEAR	EA BUSY LEVEL	ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER GO ALL IND & IC GI CNDC IND RESET EA BUSY SET NOOP
		DEC GI XR IND EE-A-TIMER			LA DISABLE IRPT LINE	
		E-A-TIMER M-A-TIMER GO INT REG MAR MODE			LA HSCLN MODE	
		GI → LA RST EA BUSY CHK DATA OR CTR DATA RESET LFI			(RPT+PS INT+BR REC) INH LOAD	
SCC	SI-026	ADV EN SEQ ABC RESETS LFI	LATE DEC EN	DOES NOT APPEAR		
			E-LA-TIMER M-LA-T FOR NO INDEX XFER GO LAICB-Y GI → Y RESET LFI GTLLAPAR ERR TO I BOX COND MK IND FR LA PAR ERR			
				A+B SAMPLE PREFERENCE		

LEVEL AC 1-29-60 WCS

A+B SAMPLE REFERENCE

Page 48

I/O LEVEL IC

LEVEL AC 129-60 WCS Page 49

LEVEL ACT-29-60 WCS

COUNTER	NORMAL OPERATION		I/O 2ND LEV CCW IC		INSTR REJECT ACTION		HOUSECLEAN ACTION	
	LEVEL DESIG	TIMING & INTERLOCKS	LEVELDESIG	TIMING & INTERLOCKS	LEVELDESIG	TIMING & INTERLOCKS	LEVELDESIG	TIMING & INTERLOCKS
TBC	25-033	ADV EN SEQ ADV LATE DEC EN LDE	25-033 NOOP MODE OR 25-133	ADV EN SEQ LDE INTERLOCK A-T	25-033 OR 25-033 NOOP MODE	ADV EN SEQ E-XFER IND M-XFER IND GO ALL IND & IC GI XR IND GI BUFF MAR MODE RESET PAU MASTER TESTS CMPT E-IND TEST M-NOOP TEST	NO SPEC ACTION	ADEN SEQ E-HSCLN TIMER M-HSCLN TIMER. GO ALL IND & IC GI CNIDC IND LA DISABLE IRPT LINE T-LA HSCLN MODE (EPT & PS INT & BR REQ INH LOAD)
ABC	25-033	ADV EN SEQ ADV EN SEQ E-XFER IND M-XFER IND GO ALL IND & IC GI XR IND GI BUFF MAR MODE RESET TBC AES	25-133 OR 25-033 NOOP MODE	ADV EN SEQ E-XFER IND M-XFER IND GO ALL IND & IC GI XR IND GI CNIDC GI BUFF MAR MODE RESET PAU MASTER TESTS CMPT E-IND TEST M-NOOP TEST	ADV EN SEQ E-XFER IND M-XFER IND GO ALL IND & IC GI XR IND GI CNIDC GI BUFF MAR MODE RESET PAU MASTER TESTS CMPT NOOP MODE E-IND TEST M-NOOP TEST	ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER. GO ALL IND & IC GI CNIDC IND LA DISABLE IRPT LINE T-LA HSCLN MODE (EPT & PS INT & BR REQ INH LOAD)		
SCC	XX-XX3							A+B SAMPLE REFERENCE
								A+B SAMPLE REFERENCE

I/O 2ND LEV CCW IC		NORMAL OPERATION		INSTR REJECT ACTION		HOUSECLEAN ACTION	
COUNTER	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS	LEVEL DESIG	TIMING & INTERLOCKS	
TBC	65-033	ADV EN SEQ LATE DEC EN LDE	65-133 OR 65-033 @ NOOP MODE	ADV EN SEQ LDE INTERLOCK A-T LDE	NO SPEC ACTION	ADV EN SEQ T-LA HSCLN MODE	
ABC	65-033	ADV EN SEQ E-XFER IND M-XFER IND GO ALL IND & IC GI XR IND GI BUFF MAR MODE RESET PAU MASTER TESTS CMPT RESET TBC AES E-IND TEST M-NOOP TEST	65-133 OR 65-033 @ NOOP MODE	ADV EN SEQ E-XFER IND M-XFER IND GO ALL IND & IC GI XR IND GI CNIDC GI BUFF MAR MODE RESET PAU MASTER TESTS CMPT NOOP MODE E-IND TEST M-NOOP TEST	ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER GO ALL IND & IC DEC GI CNIDC IND LA DISABLE IRPT LINE T-LA HSCLN MODE IRPT&PS INT & BR RECJNH LOAD		
SCC	XX-XX3						A+B SAMPLE REFERENCE
							LEVEL AB 1-29-60 WCS
							A+B SAMPLE REFERENCE

P29e51

### INTERRUPT TEST LEVEL IC

COUNTER		NORMAL OPERATION		INSTRUCTION REJECT ACTION		HOUSECLEAN ACTION	
		LEVEL DESIGN	TIMING & INTERLOCKS	LEVEL DESIGN	TIMING & INTERLOCKS	LEVEL DESIGN	TIMING & INTERLOCKS
TBC	00-023-1	ADV EN SEQ LATE DEC EN	ADV EN SEQ TBC, WAIT FOR E.M OF IND XFER	WILL NOT APPEAR		NO SPEC ACTION	ADV EN ADVEN SEQ T-LA HSCLN
ABC	00-023-1	ADV EN SEQ E-IND XFER	ADV EN SEQ M-IND XFER	WILL NOT APPEAR		E-HSCLN TIMER M-HSCLN TIMER	ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER
					DEC GC ALL IND & IC	GO ALL IND & IC	DEC GI CNIDC IND
					MAR MODE	SET EXEC IDLES	INTRPT NEXT INST
					GI TXE IND	T-IRPT INH LOAD	T-IRPT INH LOAD
					RST TBC/AFS	1 BOX HSCLN REQ B T-LA HK MODE	1 BOX HSCLN REQ B T-LA HK MODE
						RESET HK REQ LA HK REQ	RESET HK REQ LA HK REQ
						RST LA REQ	RST LA REQ
SCC	XX-XX5	ADV EN SEQ	RESET LFI	XXXX3	A+B SAMPLE REFERENCE	A+B SAMPLE REFERENCE	LEVEL AC I-29-60 WCS A-B 52

## INTERRUPT TEST LEVEL IC

COUNTER	LEVELDESIGN	NORMAL OPERATION TIMING & INTERLOCKS	INSTRUCTION REJECT ACTION LEVELDESIGN	TIMING & INTERLOCKS	HOUSECLEAN ACTION LEVELDESIGN
TBC	CO-033-1	ADV EN SEQ LATE DEC ENABLE	WILL NOT APPEAR	WILL NOT APPEAR	NO SPEC ACTION ADV EN SEQ T-LA HK MODE
ABC		ADV EN SEQ FIND XFER M-IND XFER DEC GO ALL IND & IC MAR MODE GI BUFF M-NOOP TEST RESET PAU MASTER TESTS CMPT RST TBC AES			ADV EN SEQ E-HSCLN TIMER M-HSCLN TIMER GO ALL IND & IC SET EX IDLES GICNIDC INTRPT NEXT INST T-IRPT IN H LOAD I BOX HK REQ B T-LA HK MODE RST I HK REQ LA HK REQ RESET HK REQ
SCC	XX-XX3				XX-XX3

LEVEL AB 1-29-60 WCS  
Page 53

LEVEL AB 1-29-60 WGS

## TRPT-BIN OP CODE LEVEL FOR TRPT BIT RESET

COUNTER	LEV DESIG	NORMAL OPERATION	RECOVERY ACTION	
			LEV DESIG	INSTR REJ ACTION
TBC	75-023	SAME AS 01-003, PLUS <u>DEC GO TRPT BIT TO EXEC REG</u>	75-123	WILL NOT APPEAR — WILL NOT APPEAR
ABC	75-023	SAME AS 01-003PLUS <u>INHIBIT RESET T-LA DISABLE</u> IRPT LINE	75-123	WILL NOT APPEAR — WILL NOT APPEAR
SEE	XX-XXX			

**REAL EXT & IND STORE COUNTER OPERATION**

COUNTER	LEVEL DESIG	NORMAL OPERATION	TIMING & INTERLOCKS	ADV EN SEQ
SCC EXT LAAR	17-032	ABC RESET	LATE DECODE ENABLE	
	17-022	LF4	E - STORE CHK TIMER	RESET LF4
	23-032	M-ST CHK TIMER		
	23-022	GOLACIB IF O-4		
	21-032	GI TO LA		
	13-032	COND LA PAR ERR TO IND REG (IK)		
	02-012	CHK PAR IF O-4		
	21-022	CHK IF O+4		
	33-032	T-ST CHK		
	33-022	SET FLP ST CHK TEST COMPLETE	LA STORE CHECK TEST	
		STO REQUEST	ACCEPT	
		E - DATA STORE TIMER	T-GOLAMIB	
		RESET EA BUSY	STORE TIMER	
		STORE	M-DATA	
		EXECUTED		
SCC IND LAAR	17-032	ADV EN SEQ		ADV
	17-022	ABC RESET	LATE DEC EN	
	23-032	LF4	E-LA-I TIMER	RESET LF4
	23-022	M-TIMER FOR INDEX XFER		
	21-032	GO LAAR TO 1 BOX		
	13-032	GO LAICIB		
	02-012	GI → X		
	21-022	COND LA PAR ERR TO IND REG (IK)		
		CHK PAR		
		T-ST CHK		
		SET FLP ST CHK TEST COMP		
		M-ST CHK TEST		
		CLEAR INDEX E		
		B → CI INDEX M		
		WRITE INDEX E		
		A → BWR INDEX M		
		RST EABZY		
		O → STO EXEC <sup>9</sup> D		
		INDEX STORE REG TO XCS		
		A+B SAMPLE REFERENCE		

## VFTL TB OR BB SCC BR RECOVERY

COUNTER	LEVEL/DSG	NORMAL OPERATION	TIMING & INTERLOCKS
SCC	45-032 TLA/HCLM	<u>ADV EN SEQ</u> <u>LATE DEC EN</u> <u>E-LAT-TIMER</u> <u>M-LA-T-TIMER FOR NO INDEX XFER</u> <u>GO LAICB</u> <u>GI-Y</u> <u>RESET LF</u> <u>CND MK FR</u> <u>LA PAR ERR</u>	A+B SAMPLE. REFERENCE

A+B SAMPLE REFERENCE

## 1 BOX STORE EXT

NORMAL OPERATION		TIMING & INTERLOCKS	
COUNTER LEVEL DESIGN			
SCC	33-072	ADV EN SEQ ABC SETS LF ST REQ	LATE DEC EN ST ACCEPT T-GO LAMIB
	33-062	E-ST DATA TIMER	M-ST DATA
	31-072	T-STORE EXECUTED	RESET EA BUSY RESET LF

SCC - PSEUDO STORE RETURN DURING HOUSE CLEANING

